Compact and Fast Machine Learning Accelerator for IoT Devices
Computer Architecture and Design Methodologies

Series editors
Anupam Chattopadhyay, Noida, India
Soumitra Kumar Nandy, Bangalore, India
Jürgen Teich, Erlangen, Germany
Debdeep Mukhopadhyay, Kharagpur, India
Twilight zone of Moore’s law is affecting computer architecture design like never before. The strongest impact on computer architecture is perhaps the move from unicores to multicore architectures, represented by commodity architectures like general purpose graphics processing units (gpgpus). Besides that, deep impact of application-specific constraints from emerging embedded applications is presenting designers with new, energy-efficient architectures like heterogeneous multi-core, accelerator-rich System-on-Chip (SoC). These effects together with the security, reliability, thermal and manufacturability challenges of nanoscale technologies are forcing computing platforms to move towards innovative solutions. Finally, the emergence of technologies beyond conventional charge-based computing has led to a series of radical new architectures and design methodologies.

The aim of this book series is to capture these diverse, emerging architectural innovations as well as the corresponding design methodologies. The scope will cover the following.

- Heterogeneous multi-core SoC and their design methodology
- Domain-specific Architectures and their design methodology
- Novel Technology constraints, such as security, fault-tolerance and their impact on architecture design
- Novel technologies, such as resistive memory, and their impact on architecture design
- Extremely parallel architectures

More information about this series at http://www.springer.com/series/15213
Compact and Fast Machine Learning Accelerator for IoT Devices
The Internet of Things (IoT) is the networked interconnection of every object to provide intelligent and high-quality service. The potential of IoT and its ubiquitous computation reality are staggering, but limited by many technical challenges. One challenge is to have a real-time response to the dynamic ambient change. Machine learning accelerator on IoT edge devices is one potential solution since a centralized system suffers long latency of processing in the back end. However, IoT edge devices are resource-constrained and machine learning algorithms are computational-intensive. Therefore, optimized machine learning algorithms, such as compact machine learning for less memory usage on IoT devices, are greatly needed. In this book, we explore the development of fast and compact machine learning accelerators by developing least-squares solver, tensor-solver, and distributed-solver. Moreover, applications such as energy management system using such machine learning solver on IoT devices are also investigated.

From the fast machine learning perspective, the target is to perform fast learning on the neural network. This book proposes a least-squares-solver for a single hidden layer neural network. Furthermore, this book explores the CMOS FPGA-based hardware accelerator and RRAM-based hardware accelerator. A 3D multilayer CMOS-RRAM accelerator architecture for incremental machine learning is proposed. By utilizing an incremental least-squares solver, the whole training process can be mapped on the 3D multilayer CMOS-RRAM accelerator with significant speed-up and energy-efficiency improvement. In addition, a CMOS-based FPGA realization of neural network with square-root-free Cholesky factorization is also investigated for training and inference.

From the compact machine learning perspective, this book proposes a tensor-solver for the deep neural network compression with consideration of the accuracy. A layer-wise training of tensorized neural network (TNN) has been proposed to formulate multilayer neural network such that the weight matrix can be significantly compressed during training. By reshaping the multilayer neural network weight matrix into a high-dimensional tensor with a low-rank approximation, significant network compression can be achieved with maintained accuracy.
In addition, a highly parallel yet energy-efficient machine learning accelerator has been proposed for such tensorized neural network.

From the large-scaled IoT network perspective, this book proposes a distributed-solver on IoT devices. Furthermore, this book proposes a distributed neural network and sequential learning on the smart gateways for indoor positioning, energy management, and IoT network security. For indoor positioning system, experimental results show that the proposed algorithm can achieve $50\times$ and $38\times$ timing speedup during inference and training respectively with comparable positioning accuracy, when compared to traditional support vector machine (SVM) method. Similar improvement is also observed for energy management system and network intrusion detection system.

This book provides a state-of-the-art summary for the latest literature review on machine learning accelerator on IoT systems and covers the whole design flow from machine learning algorithm optimization to hardware implementation. As such, besides Chap. 1 discusses the emerging challenges, Chaps. 2–5 discuss the details on algorithm optimization and the mapping on hardware. More specifically, Chap. 2 presents an overview of IoT systems and machine learning algorithms. Here, we first discuss the edge computing in IoT devices and a typical IoT system for smart buildings is presented. Then, machine learning is discussed in more details with machine learning basics, machine learning accelerators, distributed machine learning, and machine learning model optimization. Chapter 3 introduces a fast machine learning accelerator with the target to perform fast learning on neural network. A least-squares-solver for single hidden layer neural network is proposed accordingly. Chapter 4 presents a tensor-solver for deep neural network with neural network compression. Representing each weight as a high-dimensional tensor and then performing tensor-train decomposition can effectively reduce the size of weight matrix (number of parameters). Chapter 5 discusses a distributed neural network with online sequential learning. The application of such distributed neural network is investigated in the smart building environment. With such common machine learning engine, energy management, indoor positioning, and network security can be performed.

Finally, the authors would like to thank all the colleagues from the CMOS Emerging Technology Group at Nanyang Technological University: Leibin Ni, Hang Xu, Zichuan Liu, Xiwei Huang and Wenye Liu. Their supports are invaluable to us during the writing of this book. The author Hantao Huang is also grateful for the kind support from Singapore Joint Industry Program (JIP) with Mediatek Singapore.

Singapore, Singapore
September 2018

Hantao Huang
Hao Yu
# Contents

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Introduction</td>
<td>1</td>
</tr>
<tr>
<td>1.1</td>
<td>Internet of Things (IoT)</td>
<td>1</td>
</tr>
<tr>
<td>1.2</td>
<td>Machine Learning Accelerator</td>
<td>3</td>
</tr>
<tr>
<td>1.3</td>
<td>Organization of This Book</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>References</td>
<td>6</td>
</tr>
<tr>
<td>2</td>
<td>Fundamentals and Literature Review</td>
<td>9</td>
</tr>
<tr>
<td>2.1</td>
<td>Edge Computing on IoT Devices</td>
<td>9</td>
</tr>
<tr>
<td>2.2</td>
<td>IoT Based Smart Buildings</td>
<td>10</td>
</tr>
<tr>
<td>2.2.1</td>
<td>IoT Based Indoor Positioning System</td>
<td>11</td>
</tr>
<tr>
<td>2.2.2</td>
<td>IoT Based Energy Management System</td>
<td>12</td>
</tr>
<tr>
<td>2.2.3</td>
<td>IoT Based Network Intrusion Detection System</td>
<td>14</td>
</tr>
<tr>
<td>2.3</td>
<td>Machine Learning</td>
<td>15</td>
</tr>
<tr>
<td>2.3.1</td>
<td>Machine Learning Basics</td>
<td>15</td>
</tr>
<tr>
<td>2.3.2</td>
<td>Distributed Machine Learning</td>
<td>17</td>
</tr>
<tr>
<td>2.3.3</td>
<td>Machine Learning Accelerator</td>
<td>20</td>
</tr>
<tr>
<td>2.3.4</td>
<td>Machine Learning Model Optimization</td>
<td>22</td>
</tr>
<tr>
<td>2.4</td>
<td>Summary</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td>References</td>
<td>26</td>
</tr>
<tr>
<td>3</td>
<td>Least-Squares-Solver for Shallow Neural Network</td>
<td>29</td>
</tr>
<tr>
<td>3.1</td>
<td>Introduction</td>
<td>29</td>
</tr>
<tr>
<td>3.2</td>
<td>Algorithm Optimization</td>
<td>31</td>
</tr>
<tr>
<td>3.2.1</td>
<td>Preliminary</td>
<td>31</td>
</tr>
<tr>
<td>3.2.2</td>
<td>Incremental Least-Squares Solver</td>
<td>34</td>
</tr>
<tr>
<td>3.3</td>
<td>Hardware Implementation</td>
<td>37</td>
</tr>
<tr>
<td>3.3.1</td>
<td>CMOS Based Accelerator</td>
<td>38</td>
</tr>
<tr>
<td>3.3.2</td>
<td>RRAM-Crossbar Based Accelerator</td>
<td>44</td>
</tr>
</tbody>
</table>
Abstract  In this chapter, we introduce the background of Internet-of-Things (IoT) system and discuss the three major technology layers in IoT. Furthermore, we discuss the machine learning based data analytics techniques from both the algorithm perspective and computation perspective. As the increasing complexity of machine learning algorithms, there is an emerging need to re-examine the current computation platform. A dedicated hardware computation platform becomes a solution of IoT systems. We further discuss the hardware computation platform on both CMOS and RRAM technology.

Keywords  IoT · Machine learning · Energy-efficient computation · Neural network

1.1 Internet of Things (IoT)

The term “Internet of Things” refers to a networked infrastructure, where each object is connected with identity and intelligence [38]. The IoT infrastructure makes objects remotely connected and controlled. Moreover, intelligent IoT devices can understand the physical environment and thereby perform smart actions to optimize daily benefits such as improving resource efficiency. For example, the deployment of IoT devices for smart buildings and homes will perform energy saving with a high level of comforts.

To achieve these benefits, Internet of Things (IoT) is built on three major technology layers: Hardware, Communication, and Softwares [23]. As shown in Fig. 1.1, hardware refers to the development of sensors, computation unit as well as communication devices. The performance and design process of hardware are greatly optimized by electronic design automation (EDA) tools, which also reduce the overall cost. For example, the cost of sensors has been reduced by 54% over the last 10 years [23]. In the communication layer, Wi-Fi technology becomes widely adopted and has greatly improve the data communication speed. Mobile devices with 4G data communication become a basic for every consumers. Other communication such as blue-tooth is also developing with low power solutions. In the software level, the
big data computation tools such as Amazon cloud computing are widely available. Moreover, new algorithms such as machine learning algorithms have been greatly advanced. The development of deep learning algorithms have also greatly help to improve the performance in vision and voice applications. Many applications are also evolving by adopting IoT systems. The smart home with smart appliances is one example [10, 37]. Driverless automobile and daily health care system are also developing to meet the emerging need of better life. IoT systems will become more popular in the coming decade.

However, collecting personal daily information and uploading them to the cloud may bear the risk of sensitive information leakage. Furthermore, the large volume of data generated by IoT devices poses a great challenge on current cloud based computation platform. For example, a running car will generate one Gigabyte data every second and it requires real-time data processing for vehicle to make correct decisions [32]. The current network is not able to perform such large volume of data communication in a reliable and real-time fashion [10–12, 14, 40]. Considering these challenges, an edge device based computation in IoT networks becomes more preferred. The motivation of edge device computation can be summarized from two manifold. Firstly, it preserves information privacy. It can analyze the sensitive information locally to perform the task or pre-process the sensitive data before sending to the cloud. Secondly, computation on edge devices can reduce the latency. Edge computing application can implement machine learning algorithm directly on IoT devices to perform the task, which can reduce the latency and become robust to connectivity issues.

Figure 1.2 shows the comparisons of IoT networked devices. Edge devices are mainly resource-constrained devices with limited memory. To run machine learning algorithms on such devices, the co-design of computing architecture and algorithm for performance optimization is greatly required. Therefore, in the following section, we will discuss the machine learning accelerator using edge IoT devices.
Machine learning as defined in [25], is a computer program which can learn from experience with respect to some tasks. The learning process is the process that the computer program learns from the experience and then improves its performance.

Machine learning accelerator is a specialized hardware designed to improve the performance of machine learning on hardware respecting to the power and speed. More specifically, machine learning accelerator is a class of computer system designed to accelerate machine learning algorithms such as neural networks for robotics, Internet-of-things (IoT) and other data intensive tasks. As the development of machine learning algorithms, more and more computation resources are required for training and inference. The early works on machine learning algorithms are using central processing unit (CPU) to train the learning algorithms but soon graphic processing unit (GPU) is found to perform much faster than CPU. GPU is specialized hardware for the manipulation and computation of images. As the mathematics process of neural networks is mainly matrix operation, which is very similar as the image manipulation, GPU has shown a significant advantages over CPU and becomes the major computation hardware in data center. However, the huge power consumption of GPU becomes a major concern for its widely application. Another computation device, field-programmable gate array (FPGA) becomes popular due to its low power consumption and the re-configurable property. Recently, Microsoft has used FPGA chips to accelerate the machine learning inference process [30].

As machine learning algorithms are still evolving, the neural network becomes deeper and wider, which has introduced a grand challenge of high-throughput yet energy-efficient hardware accelerators [5, 7]. Co-design of neural network compression algorithm as well as computing architecture is required to tackle the

### Fig. 1.2 Comparison of computing environments and device types

<table>
<thead>
<tr>
<th>Data Center Devices</th>
<th>Mobile and Large embedded devices, Network Middleware</th>
<th>Resource-constrained Devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unlimited Power supply</td>
<td>Battery-powered or unlimited CPU in the GHz range</td>
<td>Battery-powered or unlimited CPU in the MHz range</td>
</tr>
<tr>
<td>CPU in the GHz range</td>
<td>Few Gigabytes of main memory</td>
<td>Few Gigabytes of main memory</td>
</tr>
<tr>
<td>Gigabytes of main memory</td>
<td>Gigabytes of secondary storage</td>
<td>Gigabytes of secondary storage</td>
</tr>
<tr>
<td>Terabytes of secondary storage</td>
<td>Phone OS, embedded OS</td>
<td>Phone OS, embedded OS</td>
</tr>
<tr>
<td>Standard OS+ Arbitrary programming language</td>
<td>Bandwidth in kB/s, MB/s</td>
<td>Bandwidth in kB/s or MB/s</td>
</tr>
</tbody>
</table>

---

1.2 Machine Learning Accelerator
complexity [6]. Recently, Google has proposed and deployed tensor processing unit (TPU) for deep neural network to accelerate the training and inference speed. The TPU is a custom ASIC, which has 65536 8-bit MAC matrix multiply unit with a peak throughput of 92 TeraOps/second (TOPS) and a large software-managed on-chip memory [19]. As such, a co-design of neural network algorithms and computing architecture becomes the new trend for machine learning accelerator.

Here, our machine learning algorithms will be focusing on neural network learning algorithms. We will analyze machine learning accelerator from both machine learning algorithm perspective and hardware platform perspective.

To design a hardware friendly algorithm with reduced computation load and memory size, there are mainly two methods. One method is to design a small neural network from the very beginning. This requires deep understanding on the neural network architecture design, which becomes very difficult to achieve. Mobilenets [8] and SqueezeNet [16] are examples dedicated designed to achieve small network size and deploy on mobile phones. Another method to achieve small neural network size is to compress a trained neural network. The compression of neural network comes from the redundancy of large neural networks as well as the over-designed number representation. The compressed neural network can significantly reduce the memory size, computation load and improve the inference speed. Generally, low bit-width weight representation (quantization), neural network pruning and matrix decomposition are the main techniques to compress the model. Reference [4, 36] adopted low-rank approximation directly to the weight matrix after training. However, such directly approximated computing can simply reduce complexity but cannot maintain the accuracy, especially when simplification is performed to the network obtained after the training without fine-tuning. In contrast, many recent works [9, 15, 21, 22] have found that the accuracy can be maintained when some constraints such as sparsity are applied during the training.

To design an energy-efficient machine learning accelerator including training and inference, there is an emerging need to re-examine the hardware architecture to perform highly-parallel computation. For the training process, due to the large size of training data and the limited parallel processing capability of general purpose processors, the training process of machine learning can take up to a few weeks running on CPU clusters, making timely assessment of model performance impossible. The graphic processing units (GPUs) have been widely adopted for accelerating deep neural network (DNN) due to their large memory bandwidth and high parallelism of computing resources. However, the undesirably high power consumption of high-end GPUs presents significant challenges to IoT systems. The low power CMOS application-specific integrated circuit (ASIC) accelerator becomes a potential solution. Recently, the tensor processing unit (TPU) from Google [19] has attracted much attention. For the inference process, processing at the edge instead of the cloud becomes a preferred solution due to the benefits of user privacy, shorter latency and less dependent on communication. Using video compression as a baseline for edge inference process, it requires memory size around 100–500 kB, power budget less than 1 W and throughput of real-time 30 fps. As such, a dedicated hardware should fully utilize the parallel computation such as spatial architecture based on data flow
1.2 Machine Learning Accelerator

and data re-use to reduce the external DRAM memory access. [2, 3] are working in this direction to provide energy-efficient machine learning accelerators.

Considering the dynamic change of IoT environments, a reconfigurable FPGA becomes more preferred edge devices for different application requirements although the low power FPGA-based acceleration on the other hand cannot achieve high throughput due to limited computation resource (processing elements and memory) [20, 41]. As aforementioned, the major recent attention is to develop a 2D CMOS-ASIC accelerators [3, 17, 18, 31] such as tensor processing unit (TPU) [19]. However, these traditional accelerators are both in a 2D out-of-memory architecture with low bandwidth at I/O and high leakage power consumption when holding data in CMOS SRAM memory [1]. The recent resistive random access memory (RRAM) devices [13, 24, 26–29, 33–35, 39] have shown great potential for energy-efficient in-memory computation of neural networks. It can be exploited as both storage and computation elements with minimized leakage power due to its non-volatility. The latest works in [24, 39] show that the 3D CMOS-RRAM integration can further support more parallelism with higher I/O bandwidth in acceleration. Therefore, in this book, we will investigate the fast machine learning accelerator on both CMOS and RRAM based computing systems.

1.3 Organization of This Book

Chapter 2 presents an overview of IoT system and machine learning algorithms. Here we firstly discuss the edge computing in IoT devices and a typical IoT system for smart buildings is presented. More background on smart buildings is elaborated such as IoT based indoor positioning system, energy management system and IoT network security system. Then, machine learning is discussed in more details with machine learning basics, machine learning accelerators, distributed machine learning in IoT systems and machine learning model optimization. In the end, a summary on machine learning on IoT edge devices is provided.

Chapter 3 introduces a fast machine learning accelerator with the target to perform fast learning on neural network. A least-squares-solver for single hidden layer neural network is proposed accordingly. The training process is optimized and mapped on both CMOS FPGA and RRAM devices. A hardware friendly algorithm is proposed with detailed FPGA mapping process. Finally, a smart building based experiment is performed to examine the proposed hardware accelerator.

Chapter 4 presents a tensor-solver for deep neural network with neural network compression. Representing each weight as a high dimensional tensor and then performing tensor-train decomposition can effectively reduce the size of weight matrix (number of parameters). As such, a layer-wise training of tensorized neural network (TNN) has been proposed to formulate multilayer neural network. Based on this neural network algorithm, a 3D multi-layer CMOS-RRAM accelerator is proposed accordingly to achieve energy-efficient performance for IoT applications.
Chapter 5 investigates a distributed neural network with online sequential learning. The application of such distributed neural network is discussed in the smart building environment. With the common machine learning engine, energy management, indoor positioning and network security can be performed.

Chapter 6 summarizes the whole book and discusses about the future works. The bottleneck of massive IoT devices deployment is also elaborated. The future machine learning accelerator for IoT systems still needs more research on algorithm and hardware co-design to achieve low-power yet high-performance system.

References

Chapter 2
Fundamentals and Literature Review

Abstract In this chapter, edge computing on IoT devices is firstly discussed to achieve low-latency, energy efficient, private and scalable computation. Then we use IoT based smart buildings as one example to illustrate the edge computing in IoT system for applications such as indoor positioning, energy management and network intrusion detection. Furthermore, we will discuss the basics of the machine learning algorithms, distributed machine learning, machine learning accelerators and machine learning model optimizations. A comprehensive literature review on distributed and compact machine learning algorithms is also provided.

Keywords Edge computing · Machine learning · Distributed machine learning · Neural network compression

2.1 Edge Computing on IoT Devices

By 2020, there will be over 20 billion devices connected to IoT devices [34]. As the number of IoT devices is increasing tremendously, one grand challenge is how to perform timely data collection and analysis through the IoT devices. Traditionally, IoT data is collected locally and sent to servers or data centers for data analytics, so called cloud computing. This is a centralized approach but suffers from the long data communication latency as well as large power consumption. Moreover, since the IoT data volume is increasing exponentially, data center becomes non-scalable. As such, there is an increasing demand to develop a new computing platform to alleviate the heavy computation and communication load on data center, so called edge computing, which can provide a timely decision-making.

Based on the computing capability of smart sensors and smart gateways, edge computing becomes a potential solution to perform real-time data analytics. It refers to data analytics at the edge of networks, close to the source of sensed data at IoT devices. The data can be analyzed by ARM cores, FPGAs or ASICs on the edge IoT devices or networks, comparing to the one analyzed by CPUs and GPUs in the data center. With the edge computing, the sensed data is pre-processed or even analyzed locally. Figure 2.1 shows the benefit of edge computing on IoT devices. Obviously,
latency and power will be reduced by edge computing on IoT devices. Moreover, data privacy can be protected by performing data analytics locally, because only pre-processed data is sent to the data servers to avoid sensitive information leakage. More importantly, the scalability of IoT devices based edge computing is also improved since the computation can be performed in a distributed fashion.

However, the IoT devices have limited computational resource, it is still unknown or unsatisfied on how to develop data analytics on the edges IoT devices such as machine learning algorithms. The traditional data analytics by machine learning requires intensive computation. In this book, we will show three different machine-learning solvers: least-squares-solver, tensor-solver and distributed-solver, which can be adopted on the edge IoT devices. The least-squares-solver is designed for small-sized neural network training problems. The tensor-solver is designed to compress the deep neural networks such that modern multi-layer neural networks can be mapped on IoT devices. The distributed-solver is further proposed to improve the performance for large-scaled IoT networks.

In the following of this chapter, we will use IoT-based smart buildings as one example to illustrate how to perform edge computing on IoT devices with applications such as: indoor positioning, energy management and network intrusion detection. Moreover, we will also discussed the basics of the machine learning algorithms, distributed machine learning, machine learning accelerators and machine learning model optimization.

### 2.2 IoT Based Smart Buildings

Buildings are complex electrical and mechanical systems. Deploying sensors into building can monitor the building operation such as the utility consumption. Integrating machine learning into the building management system can optimize the control of heating, cooling and lighting. Moreover, with machine learning techniques, system can not only understand the environment but also make optimal decisions to assist living and perform energy saving. Figure 2.2 shows a typical IoT based smart building. A data hub will collect various data from sensors and send them to smart gateways. Machine learning algorithms will directly run on the smart gateways locally to perform real-time responses and protect privacy. Smart services such as
energy management and security will be provided through GUI. Such IoT based smart buildings can improve energy-efficiency as well as assist occupant living. This book mainly focuses on three areas of IoT based service: indoor positioning, energy management and security. They are elaborated in details in the following sections.

### 2.2.1 IoT Based Indoor Positioning System

GPS provides excellent outdoor services, but due to the lack of Line of Sight (LoS) transmissions between the satellites and the receivers, it is not capable of providing positioning services in indoor environment [42]. Developing a reliable and precise indoor positioning system (IPS) has been extensively researched as a compensation for GPS services in indoor environment. Wi-Fi based indoor positioning is becoming very popular these days due to its low cost, good noise immunity and low set-up complexity [28, 65]. Many WiFi-data based positioning systems have been developed recently based on received signal strength indicator (RSSI) [24]. As the RSSI parameter can show large dynamic change under environmental change (such as obstacles) [36, 59, 64], the traditional machine-learning based WiFi data analytic algorithms can not adapt to the environment change because of the large latency. This is mainly due to the centralized computational system and the high training complexity [7], which will introduce large latency and also cannot be adopted on the sensor network directly. Therefore, we propose to develop a distributed indoor positioning algorithm targeting to computational resource limited devices.

Existing positioning systems can be classified into symbolic and geometric models. In a symbolic model, all objects are represented as symbols and referred by names or labels; in a geometric model, the physical space is represented as the Euclidean space and objects are described by the set of coordinates in the Euclidean space. The coordinate system is not really suitable for indoor environment since each indoor environment has its special layout to describe its position [40]. Therefore, we adopt a symbolic model and a classification algorithm is required.

Machine learning algorithms are known to tackle noisy data and widely used when the correlation between input and output is unclear [3]. Machine learning
based indoor positioning refers to algorithms that first collect features (fingerprints) of a scene and then estimate the location by matching the online measurements with priori collected features. Therefore, for such algorithms, there are two stages: training stage and inference stage. During the training stage, RSSI of the radio is measured at predefined points in the environment. Radio feature such as signal strength is extracted and collected offline with a relationship model (called radio map) between distance and signal strength, which is described by a (distributed) neural network. During the inference stage, the received signal will be mapped to the most correlated features in the radio map and hence to estimate or calculate the location. For indoor location, during the inference stage, the number of layers for the neural network should be small for neural network processing to achieve real-time position tracking.

2.2.2 IoT Based Energy Management System

According to the estimation by Harvey in 2010, the future global power requirement will reach 10 tera-watt scale [22]. Among various energy consumers, it has also been reported that over 70% electricity is consumed by more than 79 million residential buildings and 5 million commercial buildings in US [43]. As a result, an increasing demand is observed to design the automatic energy management system (EMS) for buildings, which relies heavily on machine learning techniques for energy resource scheduling by assessing existing electricity from external power-grid, commissioning new renewable solar energy, evaluating service contract options, and optimizing EMS operations [38]. Although the traditional centralized and static EMS has been successfully utilized to provide stable energy supply, new challenges emerge for building one scalable, highly efficient yet stochastically optimized EMS in the smart grid era.

From the energy supplier side, one of the most important feature of future smart grid or smart building is the deployment of renewable energy such as solar and wind energy. For example, in addition to the traditional bulk power generators, many small but distributed photovoltaic (PV) panels or wind turbines have been equipped to supply clean energies to modern buildings [51, 68]. From the energy user side, modern buildings typically accommodate a hybrid of hundreds of rooms, and each room has its unique energy usage characteristic. As such, the system complexity has grown rapidly due to the increased number of hybrid energy suppliers and users, which raises higher demand on the scalability of modern smart building EMS to achieve real time control.

As shown in Fig. 2.3, load profiles of residential rooms and commercial rooms show great variabilities. Even within the same type of rooms, the load profiles tend to differ from each other. Therefore, the load profile is not only affected by external factors but also occupants behaviors. Moreover, the generation of renewable solar energy is mismatch from the price of the electricity as shown in Fig. 2.4. Therefore, an accurate short-term load forecasting to make use of renewable energy is crucial to reduce the electricity cost. However, previous works focus on one or some parts
of influential factors (e.g. season factors [29], cooling/heating factors [26] or environmental factors [12]) without consideration of occupant behaviors. The occupant behavior is one of the most influential factors affecting the energy load demand.\(^1\) Understanding occupant behaviors can provide more accurate load forecasting and better energy saving without sacrificing comfort levels. As such, the building energy management system with consideration of occupant behaviors is greatly required.

Previous works considering occupant behaviors are mainly based on statistical analysis. References [37, 53] proposed to use hidden Markov chain to model occupant behaviors to perform energy management. However, such static modeling cannot adapt to the change of environment as well as occupant behaviors. Recently, the advancement of IoT hardware enables the real-time data collection and analytics of occupant behaviors [8]. This can be done by analyzing occupant position,\(^2\)

\(^1\)Obviously, the occupant refers to the end users of buildings.
environmental factors and other external forces [49] as shown in Fig. 2.5. However, IoT hardwares are computational resource limited, which cannot perform intensive computation. Therefore, we propose a distributed machine learning on IoT hardware to perform occupant behavior analytics and then further to support smart-grid energy optimization.

### 2.2.3 IoT Based Network Intrusion Detection System

Intrusion detection system (IDS) is designed to identify security violation in a computing system such as embedded systems [60]. Among various techniques used for intrusion detection, signature-based detection and anomaly-based detection are the most widely used [54]. Signature-based detection detects an intrusion by comparing events against known signatures for the intrusions whereas anomaly-based detection creates a behavior model of normal behaviors and detect the deviation from the normal behaviors. Although signature-based detection such as Snort [52] has very low false-alarm rates, this method suffers from the failure of detecting many attack variants [60]. Moreover, as new types of attack signatures increase, it requires frequent signature update and becomes impractical to store all the signatures, especially for IoT embedded systems. Instead, anomaly-based detection can detect unknown types of attacks and become one potential solution for IoT network intrusion detection system (NIDS).

Traditionally, network intrusion detection is mainly performed by software based solutions on general purpose hardware. However, a real-time IoT network intrusion detection with low-power requirement is hard to achieve through general purpose hardware. A custom-tailored hardware such as embedded FPGA can achieve better energy-efficiency with higher detection speed. Previous works on hardware based intrusion detection are mainly based on machine learning pre-trained models [20, 60]. However, it suffers from two limitations. Firstly, such pre-trained model is rel-
2.2 IoT Based Smart Buildings

Relatively large and may not be suitable to map on resource limited IoT devices with real-time intrusion detection requirement [35]. Secondly, the update of detection engine requires reprogramming the entire FPGA chip with new training data [60], which reduces the performance of IoT services. Therefore, in this book, we propose an online sequential neural network learning accelerator for IoT NIDS. It can perform sequential learning for new identified attacks with fast and energy-efficient performance.

2.3 Machine Learning

2.3.1 Machine Learning Basics

The problem of finding patterns from sampled data has been extensively studied by research communities. Detecting patterns and recognizing them will help understand data and even generate new knowledge. To achieve these purposes, machine learning algorithms are proposed to perform automatic data processing to achieve pre-defined objectives. If the algorithm is designed to perform certain operation in an environment so as to maximize some cumulative award, it is also called reinforcement learning [48, 57, 63]. However if we ignore the cumulative award and only consider whether the label is provided, machine learning algorithms can be divided into three classes: supervised learning, unsupervised learning and semi-supervised learning [58].

Supervised learning problem is to learn a function on all possible trajectories of the data based on the finite subset of the observed data, which is called the training set. Such training set is also associated with additional information to indicate their target values. The learning algorithm defines a function, which maps the training data to the target values. If the amount of the target values are finite, such problem is defined as classification problems. However if the amount of the target values are infinites, this problem is defined as regression problems.

Unsupervised learning is a learning algorithm to draw inference from datasets without labeled responses. One of the common methods is the clustering technique, which is used to perform data analysis to find hidden patterns from a group of data. One major challenge in the unsupervised learning is how to define the similarity between two features or input data. Another challenge is that different algorithms may lead to different results, which requires experts to analyze them.

Semi-supervised learning shares the same goal as the supervised learning [58]. However, now the designer has some unknown patterns and known patterns, which we usually call the former ones as unlabeled data and the latter as labeled data. Semi-supervised learning is designed when the designer has limited access to the labeled data.
In this book, we will focus on supervised learning. The supervised learning process as shown in Fig. 2.6 includes two processes: learning and inference. Learning process is to generate a model based on the training data. Inference process is to use unseen data to assess the model accuracy. This model works under the assumption that the distribution of training samples is identical to the distribution of inference examples. This assumption requires that the training samples must be sufficiently representative of the inference data.

There are many supervised machine learning algorithms, such as decision trees, naive Bayesian, support vector machine (SVM) and neural networks. Decision trees such as C4.5 [50] is one of the most widely used techniques and can be transformed into rules based classification techniques. However, this method suffers from overfitting. Naive bayesian is to compute the maximum posteriori probability for the given inference sample. Such method is efficient and easy to implement. However, the assumption that each class is conditionally independent can be seriously violated. This results in significant loss of accuracy. Support vector machine (SVM) is invented by Vapnik [15]. SVM has a rigorous theoretical foundation, which finds a separating hyperplane with the largest margin to separate two classes of data, positive and negative. It works very well. However, it is mainly designed for binary classification.

The state-of-the-art machine learning algorithm is the neural network algorithm. A neural network consists of a pool of simple processing units, which receive input data from neighbors or previous layers and use the input to compute the output for the next layer. The neural network weight is adjusted during the training process to minimize the loss function. Figure 2.7 shows a single hidden layer neural network and a activation neuron. Here, the input $X$ is multiplied by the weight $W$ and then performs the activation function in each neuron. We can further add hidden layers to form deep learning, which can learn hierarchal features from the training data. The training process can be performed by backward propagation to update the weight in each layer.

Recently, deep learning achieves the state-of-the-art results in many applications, such as speech recognition [4, 5] and image recognition [23]. It becomes the major data analytics technique. However, deep learning poses new grand challenges for data analytics on hardware, especially for IoT devices. Firstly, because of the adoption of deep learning, the number of neural network layers increases significantly leading to a very large model. Since most IoT devices are highly resource-constrained in terms

---

2 Some literatures may indicate the inference process as the testing process. In this book, testing and inference are interchangeable and testing data refers to the data used for inference.
of CPU computation, main memory and bandwidth, it becomes greatly needed to optimize the machine learning algorithm for a compact model. Secondly, most IoT based system requires a real-time and energy-efficient performance. To provide a real-time and high-quality performance on IoT devices, both neural network algorithms and hardware accelerator are required to re-examine to meet the emerging needs. Therefore, in the following three sections, we will discuss machine learning algorithms on IoT devices and machine learning hardware accelerators. More specifically, a distributed neural network is discussed followed by the machine learning accelerator. The neural network model optimization considering the IoT hardware requirements is also discussed in the end.

2.3.2 Distributed Machine Learning

Distributed machine learning refers to machine learning algorithms running on multi-nodes to improve performance and scale to larger input data size [16]. To perform distributed machine learning, algorithms are required to convert from single-thread to multi-thread and a multi-node computation framework has to be developed. We will further discuss distributed machine learning algorithms from both algorithm parallelism and computation frameworks.

Distributed Algorithms

As mentioned above, distributed machine learning algorithms are to develop highly parallel algorithms running on multi computational nodes. There are mainly two types of parallelism: data parallelism and model parallelism. Data parallelism is mainly used to partition the training data into several subsets and then perform the training on different machines in a parallel fashion as shown in Fig. 2.8a. The training model in each computational node is the same. Then a center server recording all the parameters is required to synchronize all the local updates. Each local computational node will be refreshed by downloading new parameters. This method mainly has two drawbacks. Firstly, a centralized parameter server offsets the benefits of distributed
computation due to the relative communication delay, especially for IoT system. Secondly, it requires a replica of machine learning model on each computational node, which may limit the machine learning model size due to the limited computational resource. On the other hand, a model parallelism based machine learning algorithms will partition the model into multiple sub-models. For each training sample, each sub-model will collaborate with each other to perform the optimization as shown in Fig. 2.8b. However, this training method is very sensitive to communication delay and may result in training failure if one computational node is down. Furthermore, the intermediate data size is huge for training algorithms such as stochastic gradient descent (SGD) like algorithms. Therefore, a model parallelism based machine learning algorithm, which can minimize the communication without sacrificing the model size, is greatly needed.

To overcome the high communication cost, an ensemble learning based machine learning algorithm becomes a potential solution. Ensemble learning algorithm is to build a set of classifiers to improve the accuracy performance comparing to a single classifier. Each classifier can be trained independently using the subset of the training data and then combined in a concrete way defined by ensemble learning. Thus, ensemble learning is widely applied to resource limited IoT devices, since each IoT device can train a relative weak classifier and then combine to have a better performance. Moreover, the data in the IoT network is naturally distributed in each sensor and such training method avoids the high communication overhead by building a local classifier. The advantages of ensemble learning on IoT network are summarized as follows.

- **Accuracy**: Using different training methods and then combining the prediction results can improve the overall accuracy. This is mainly because the merge of different classifiers can compensate the inefficient characteristics for each other. Ideally, if we can have an independent classifier with accuracy more than 50%, the overall accuracy can approach 100% by increasing the number of such independent classifiers.
• **Communication efficiency**: The communication efficiency are twofold. Firstly, there is no need to upload the IoT collected data to the cloud. A local computational node can perform the training as a local classifier. Secondly, we can build multiple classifiers without communication with each other. This is especially important since stochastic gradient descent (SGD) based training method requires a huge communication bandwidth, which slows down the training process.

• **Scalability**: The ensemble learning makes use of the limited computational resource and can easily integrate more devices and models to improve its performance. It also overcomes the storage limitation by building small-sized classifiers and storing parameters locally in the distributed IoT devices.

Distributed Computing Framework

The storage and computation of huge data size has always been a grand challenge for IoT system due to the limited hardware resource and real-time requirements. Many computing frameworks have been proposed for parallel and distributed computing. There are mainly three general frameworks, which range from the low-level framework that provides only the basic functionality to the high-level framework that provides automatic fault tolerance application programming interface (API). Therefore, we first introduce the three computing frameworks and then analyze the proper framework for the IoT system.

Message Passing Interface (MPI) [19] is a low-level computation framework designed for high performance with a standard message passing specification. MPI is small but able to support many applications with only 6 basic functions (Initialization, Exit, Send, Receive and etc.). Furthermore, it is scalable by providing point-to-point communication and flexible without the need for rewriting parallel programs across platforms. However, due to its low-level nature, it requires careful programming and developers have to explicitly handle the data distributions, which increases the development time.

Hadoop [18] is an open source framework for processing large dataset proposed by Google. Hadoop is designed to connect many commodity computers to work in parallel to tackle a very large amount of data. A Hadoop job provides a map step and a reduce step. A map step will read a bunch of data and emit a series of key-value pairs whereas a reduce step takes the key value pairs and computes the reduced set of data. Hadoop provides an automatic fault-tolerance system, a distributed file system, and a simple programming abstraction that allows users to analyze petabyte-scale data across thousands of machines. However, Hadoop cannot natively or efficiently support iterative workflows. It requires the user to submit a single job for every iteration. Furthermore, intermediate results must be materialized to disk, causing the performance of iterative queries to suffer. It also requires heavy communication and synchronization between computational nodes causing the performance degradation.

Apache Spark [66] is a distributed framework that provides in-memory data processing engine with expressive development API. Spark is built using Hadoop MapReduce and extends the MapReduce paradigm by providing more types of computations, which includes iterative queries and stream processing. Additionally, by keeping the working dataset in memory, Spark provides 100 times faster in mem-
ory and 10 times faster when running on disk. However, similar to the limitation of Hadoop, the relatively large memory requirement for such distributed computational framework is not suitable for IoT devices. It recommends at least 8 GB memory and 8 cores per machine [1], which is far beyond the resource available on IoT devices.

As aforementioned, considering the limited resources of various IoT devices, we choose MPI as the distributed computing framework due to its light-weight, scalable and flexible characteristics.

### 2.3.3 Machine Learning Accelerator

Due to the low-power and real-time data analytics requirement on IoT systems, there is an emerging need to develop machine learning accelerators for both training and inference process. The current state of machine learning is mainly dominated by general purpose graphic processor unit (GPGPU). GPU has orders of magnitude of more computing cores than central general processor unit (CPU), which make it faster to perform parallel computation of machine learning algorithms [39]. However, GPU based implementation consumes significant power (performance per watt), which is not applicable to IoT systems such as smart homes. Therefore, there is an increasing need to develop an energy-efficient accelerator for fast inference and training process.

Considering a hardware accelerator, there is a wide range of hardwares featuring different trade-offs between performance, ease to develop and flexibility. There are two extreme points for hardware computation platform. At one end, a single core CPU is easy to use and develop but suffers from low performance. At the other end, application specific integrated circuit (ASIC) provides high performance at the cost of high development difficulty and inflexibility. Field-programmable gate array (FGPA) is a compromise of these two methods, which provides a fine-tuned reconfigurable architecture and energy-efficient performance. From the circuit level design, FPGA can implement sequential logics through the use of flip-flops (FF) and combinational logic through the use of look-up tables [39]. By performing timing analysis, pipeline stage can be inserted to improve the clock speed. From the system level design, FPGA features high level synthesis and can convert C-Program language to synthesizable hardware description language (HDL) to accelerate the development process. Moreover, the new released FPGA shows a system-on-chip (SoC) design approach with an embedded ARM core. Such development trend of FPGA provides a high flexibility of neural network architecture on FPGA as well as low-power performance for targeted applications.

The benefits of adopting hardware accelerator in IoT systems are twofold: lower latency and higher energy efficiency. Firstly, hardware accelerator performs faster than general-purpose system and the silicon size is also much smaller. For real-time applications such as video surveillance and face recognition, a hardware accelerator can detect the face in the videos leading to high-level security. Another example is the human action recognition. A real-time human action recognition system is required to understand human actions and then perform the desired operations. Secondly,
hardware accelerator is much more energy efficient than general processors (CPU, GPU). Moreover, a hardware accelerator can provide more parallelism. A detailed comparison between CPU, GPU and FPGA computational mode and parallelism is shown in Fig. 2.9. For IoT network intrusion detection, the network load is very heavy and communication speed is high. Using general-purpose system to monitor network traffic is slow and energy consuming. Instead, a FPGA based hardware accelerator is reconfigurable and specially designed to quickly detect abnormal network traffic with low power consumption.

The performance of machine learning accelerators depends on the joint algorithm and architecture optimization. The algorithm optimization is designed to reduce the computation cost by adopting bit-width reduction, model compression and sparsity. The model optimization will be discussed in details in Sect. 2.3.4. In this chapter, we will focus on the architecture level design, which consists of computing engine design and memory system design.

For the computing engine optimization, many works explore the parallelism of neural network from both data parallelism and pipeline parallelism to improve the overall throughput. Reference [55] proposed a relative complex neuron processing engine (NPE), which consists of multiplication and accumulation (MAC) blocks, activation function blocks and max pooling blocks. This is a mix of data parallelism and pipeline parallelism. In this design, the same kernel filter data is shared for different MAC computations in one NPE and different kernels are applied to different NPEs to utilize the input image data. Reference [11] adopted a highly-parallel spatial architecture of simple processing elements based on data flow processing. Each processing element is featured with flexible autonomous local control and local buffer. The partial sum is computed by processing elements (PEs) in a spatial array and stores in the local memory for final summation. The summation result is used for the next layer computation. In addition, the optimization of computation from the mathematics perspective can also be adopted. Reference [14] proposed to apply

![Fig. 2.9 CPU, GPU and FPGA computational mode and parallelism for a 7 layer neural network (Conv layer - Pooling layer - ReLu layer - Conv layer - ReLu layer - Conv layer - Full layer) on the definition of each layer(Conv layer, ReLu Layer and Full layer) can be found at [56]](image-url)
Strassen algorithm to reduce the computational workload of matrix multiplication. This algorithm reduces the number of multiplication at the cost of increasing matrix additions. It is reported that an up to 47% computation load reduction can be achieved for certain layer. However, this requires more logic control and significantly more memory compared to the naive matrix-vector multiplication.

For the memory system optimization, the major technique is to minimize accesses from the expensive levels of the memory hierarchy. Techniques such as local buffer, tiling and data reuse are developed to minimize the data movement. The tiling and data reuse technique can effectively cut down the memory traffic but a very careful design of data movement is required. A local storage buffer on PE is a dedicated buffer for PE, which is designed to maximize the data reuse, but becomes infeasible when the memory size of intermediate results is huge. The same concerns happen to the on-chip memory, where model parameters are huge to store on chip. Many works have been studied to adopt the on-chip memory but most works design the on-chip memory by careful data movement and data compression techniques. Reference [67] proposed a tiled constitutional layer to adopt on-chip memory and reduce the external memory access. A roofline model is also developed to optimize the tile size. Reference [11] adopted the run-length compression technique to reduce the image bandwidth requirement.

In addition to CMOS technology, memristive devices are also a potential hardware solution to machine learning accelerator. The term “Memristive” comes form Leon Chua in the 70’s [13]. Here, we mainly focus on Resistive RAMs (RRAMS). Such device is a two-terminal device with 2 non-volatile states: high resistance state (HRS) and low resistance state (LRS). The state of RRAM is determined by the write voltage on its two terminals. It is most stable in bistate, where high resistance state (HRS) and low resistance state (LRS) are determined by the polarity of write voltage. Two computation schemes on RRAM have been proposed in literature, which are analog RRAM computation [62] and digital RRAM computation [46]. Reference [62] proposed the analog matrix-vector multiplication with consideration of non-ideal factors of device and circuit. Furthermore, [61] applied RRAM technology to spike neural network to perform real-time classification. However, analog matrix multiplication suffers from the lack of accuracy, device variations and large power consumption of the analog-to-digital conversion. On the other hand, [46] proposed a digital RRAM in-memory computation. Later, [45] applied this matrix multiplication for on-line machine learning. Therefore, in this book, we mainly apply digital RRAM based computation to machine learning accelerator for low-power IoT applications.

2.3.4 Machine Learning Model Optimization

Recently, neural network compression has gained much attention, motivated by mapping deep neural networks to resource limited hardwares such as IoT devices. Many researches have been conducted on neural network compression, which can be summarized as hashing technique [9, 10], weights quantization [32, 33, 41], connection
Machine Learning

Fig. 2.10  Neural network compression  a Hashing trick;  b binarized neural network

pruning [2, 21], distilled knowledge [6, 25] and matrix decomposition [44, 47]. We will elaborate each technique in more details.

Hashing technique [9, 10] is to apply hash mapping function to compress parameters. Reference [9] applied a hash function to group network parameters into hash buckets randomly as shown in Fig. 2.10a. Figure 2.10a shows how the model is compressed from 9 parameters to 3 parameters (3× compression rate). The training process follows the standard backward propagation but with hashing function.

Weight quantization is one of the most common approaches to reduce the machine learning model size. Reference [41] proposed to convert the floating point weight to a fixed point representation. By analyzing the neural network weight distribution and adopting dynamic fixed point representation, it achieves more than 20% reduction of the model size. Furthermore, [32] proposed a quantized neural network obtained during training with constraints of binarized weight. It performs very well for small dataset such as MNIST or CIFAR but suffers significant accuracy loss. Reference [33] extended this to a binarized neural network, where all the weights are binarized during the training process. Figure 2.10b shows the compression of the neural network weight with 32× compression from 32 bit floating point to 1 bit binary weight.

The connection pruning method is to delete unimportant connections in the neural networks. Reference [2] proposed a node pruning method to compress the neural network by singular value decomposition (SVD) method. It suggests that a very small singular value indicates redundancy or unimportant connection in the neural networks and hence can be pruned. Reference [21] proposed a deep compression method by combining node pruning, weight quantizations and Huffman coding method. This method achieves around 100× compression rate but requires recursively training for each procedure. Since training a deep neural network takes days or weeks, such method may not be applicable for large neural networks.
Distilling knowledge is to make use of the knowledge from a big well trained neural network to train an ensemble of smaller neural networks [25]. Reference [6] showed that we can compress the knowledge from a big neural network into a smaller neural network by generating pseudo training data. Furthermore, [25] showed that by using the softmax output from the big cumbersome model as the soft target distribution, we can train a much smaller neural network with significant compression rate. However, this method still suffers a relatively large loss for model compression.

The most relevant works to our book are based on low-rank approximation of weight matrices [17, 47]. For example, a low-rank decomposition of the neural network weight matrix:

\[ W = A \times B \]  

(2.1)

where \( W \in \mathbb{R}^{m \times n} \), \( A \in \mathbb{R}^{m \times r} \) and \( B \in \mathbb{R}^{r \times n} \). As such, one can effectively compress the weight matrix from \( mn \) to \( mr + nr \) given a small rank \( r \).

A tensor decomposition is a generalized low-rank matrix decomposition. By representing dense data (matrix) in high dimensional space (tensor) with a low rank, even higher network compression rate can be achieved [47]. However, the work in [47] requires complicated training for multi-layer network using tensorized backward propagation (BP), which is hard to implement and slow to train. In this work, we propose a layer-wise training method based on an efficient modified alternating least-squares method (MALS [27]). This is fundamentally different from the training method in [47]. Moreover, a left-to-right sweeping on tensor cores is further applied to efficiently reduce the rank, leading to a higher network compression. Nevertheless, a non-uniform quantization optimization is also applied on tensor cores for the simplified numeric representation of weights under controlled accuracy. We will illustrate this in Chap. 4 in more details.
2.4 Summary

In this chapter, we discuss IoT based smart building with machine learning algorithms. By adopting machine learning algorithms, the building management can sense the environmental data, analyze it and then perform optimal decisions. More specifically, this chapter discusses the literature review of indoor positioning system, energy management system and network security system in IoT systems. The machine learning algorithm can effectively understand the data and thereby assist occupants living as well as save energy. Moreover, we argue that by performing computation locally, we can perform real-time data analytics and protect the data privacy.

Furthermore, we discuss the basics of machine learning techniques to accelerate machine learning process. More specifically, distributed machine learning, machine learning accelerators and machine learning model compression are discussed in details. Distributed machine learning converts a single-thread algorithm into a multi-thread algorithm running in distributed computational nodes. We propose an ensemble learning algorithm to build a set of classifiers running on IoT devices for high quality performance. Moreover, the total design flow for high throughput machine learning accelerator is summarized in Fig. 2.11. Model compression such as hashing net, node pruning and neural network weight decomposition is the major technique to reduce the model size. Our contribution on model compression is to propose a tensor-train based neural network weight decomposition method to reduce the model size. A dynamic quantization method is also proposed for weight quantization. For the machine learning accelerator design, data reuse, tiling and on-chip memory are the major techniques to improve the processing speed for higher throughput. Our designed accelerator also utilizes these design techniques to improve the throughput. In addition, we discuss the new emerging device, which is the resistive random-access memory (RRAM) as the potential computational element for machine learning accelerators.

In the following three chapters, we will discuss three machine-learning solvers on IoT devices, which are the least-squares-solver, the tensor-solver and the distributed-solver. The least-squares-solver is a direct solver, which is designed to tackle small-sized classification and regression problems. The tensor-solver is designed towards deep neural networks using tensor compression. The distributed-solver is further proposed to improve performance for large IoT networks. These proposed solvers are designed to perform machine learning locally on IoT devices with lower latency, higher energy-efficiency, better privacy and larger scalability. The main applications can be real-time data analytics on IoT devices such as energy management system and network intrusion detection system.
References


Chapter 3
Least-Squares-Solver for Shallow Neural Network

Abstract This chapter presents a least-square based learning on the single hidden layer neural network. A square-root free Cholesky decomposition technique is applied to reduce the training complexity. Furthermore, the optimized learning algorithm is mapped on CMOS and RRAM based hardware. The two implementations on both RRAM and CMOS are presented. The detailed analysis of hardware implementation is discussed with significant speed-up and energy-efficiency improvement when compared with CPU and GPU based implementations (Figures and illustrations may be reproduced from [11, 12]).

Keywords Machine learning · Cholesky decomposition · Neural network · FPGA

3.1 Introduction

The machine-learning based data analytics has been widely adopted for artificial intelligence based cloud applications [20, 28]. Given a large amount of cloud data, deep neural network (DNN) based machine learning algorithms [28] are first practiced off-line for training to determine the DNN network weights; and then the trained DNN network is further deployed online to perform inference using the new input of data. The current training method is mainly based on an iterative backward propagation method [9], which has long latency (usually days and weeks) running on data servers. However, with the emergence of autonomous vehicles, unmanned aerial vehicle, robotics [13] and IoT systems, there is a huge demand to analyze the real-time sensed data with small latency in data analytics. Usually, the problem size of the real-time sensed data is not like the size of cloud data. As such, an online machine learning algorithm based real-time data analytics becomes an emerging need. One needs to either develop a fast training algorithm or utilize a hardware-based accelerator [26, 27, 32, 35].

The training process of a neural network is to approximate nonlinear mapping from the input samples to the desired output with sufficient generalities. Iterative solvers
such as backwards propagation are widely used for training large-sized data at cloud but may not be necessary for a limited problem size of data during the real-time data analytics. Moreover, since iterative solvers improve the solution in each iteration, the number of iterations and the computation load are usually non-predictable, and thereby requires human interference to determine the optimal solution. On the other hand, direct solvers can automatically compute the result to equip IoT devices with intelligence. The recent extreme learning machine (ELM) based approach [10, 33] has shown that a shallow neural network (single hidden layer neural network) can provide acceptable accuracy with significant training time reduction. However, this method relies on a pseudo-inversion of matrix to solve the least-squares (LS) problem, which requires relatively high computational cost.

Currently, hardware-based accelerator is designed and practiced to handle the high complexity of machine learning. One needs to develop a dedicated hardware architecture with built-in pipeline and parallelism of data processing. Moreover, since many applications can share one similar neural network architecture, a parameterized and reconfigurable accelerator targeting a number of applications becomes appealing. Many recent hardware-based accelerator works are however mainly designed for the inference (or classification) stage [7, 35] with little exploration in training, which is the bottleneck in real-time data analytics. Therefore, it is an unique opportunity to develop an energy-efficient hardware accelerator considering both training and inference as the common learning engine for IoT systems. In this chapter, we develop a least-squares (LS) based machine learning algorithm with two hardware implementations. More specifically, this chapter investigates these two implementations.

- A single-precision floating-point hardware-based accelerator for both training and inference phases on FPGA is proposed. An online machine learning is developed using a regularized least-squares-solver with incremental square-root-free Cholesky factorization. A corresponding scalable and parameterized hardware realization is developed with a pipeline and parallel implementation for both regularized least-squares-solvers and also matrix-vector multiplication. With the high utilization of the FPGA hardware resource, our implementation has 32 processing elements (PEs) running in parallel at 40-MHz. Experimental results have shown that our proposed accelerator on Xilinx Virtex-7 has a comparable energy load forecasting accuracy with an average speed-up of 4.56× and 89.05×, when compared to x86 CPU and ARM CPU for inference respectively. Moreover, 450.2×, 261.9× and 98.92× energy saving can be achieved comparing to x86 CPU, ARM CPU and GPU respectively.

- A 3D multi-layer CMOS-RRAM accelerator architecture for incremental machine learning is presented. By utilizing an incremental least-squares-solver, the whole training process can be mapped to the 3D multi-layer CMOS-RRAM accelerator with significant speed-up and energy-efficiency improvement. Experiment results using the benchmark CIFAR-10 show that the proposed accelerator has 2.05× speed-up, 12.38× energy-saving and 1.28× area-saving compared to 3D-CMOS-ASIC hardware implementation; and 14.94× speed-up, 447.17× energy-saving and around 164.38× area-saving compared to CPU software implemen-
tation. Compared to GPU implementation, our work shows $3.07 \times$ speed-up and $162.86 \times$ energy-saving.

The rest of this chapter is organized as follows. Section 3.2 discusses an optimized Cholesky decomposition based least-squares algorithm for single hidden layer neural network. The hardware implementation of the optimized learning algorithm is discussed in Sect. 3.3. Experimental results for the CMOS and RRAM based implementation are shown in Sect. 3.4 with conclusion drawn in Sect. 3.5.

3.2 Algorithm Optimization

3.2.1 Preliminary

Neural network (NN) is a family of network models inspired by biological neural network to build the link for a large number of input-output data pairs. It typically has two computational phases: training phase and inference phase.

- In the training phase, the weight coefficients of the neural network model are first determined using training data by minimizing the squares of error difference between trial solution and targeted data in a so-called $\ell_2$-norm method.
- In the inference phase, the neural network model with determined weight coefficients is utilized for classification or regression given the new input of data.

Formally, the detailed description of each parameter is summarized in Table 3.1. Given a neural network with $n$ inputs and $m$ outputs as shown in Fig. 3.1, a dataset $(x_1, t_1), (x_2, t_2), \ldots, (x_N, t_N)$ is composed of paired input data $X$ and training data $T$ with $N$ number of training samples, $n$ dimensional input features and $m$ classes. During the training, one needs to minimize the $\ell_2$-norm error function with determined weights: $A$ (at input layer) and $\Gamma$ (at output layer):

$$E = ||T - F(A, \Gamma, X)||_2 \quad (3.1)$$

where $F(\cdot)$ is the mapping function from the input to the output of the neural network.

<table>
<thead>
<tr>
<th>Table 3.1</th>
<th>A list of parameters definitions in machine learning</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Parameter</strong></td>
<td><strong>Elements</strong></td>
</tr>
<tr>
<td>$X$</td>
<td>$[x_{11}, x_{12}, x_{13}, \ldots, x_{Nn}]$</td>
</tr>
<tr>
<td>$T$</td>
<td>$[t_{11}, t_{12}, t_{13}, \ldots, t_{Nm}]$</td>
</tr>
<tr>
<td>$H$</td>
<td>$[h_{11}, h_{12}, h_{13}, \ldots, h_{NL}]$</td>
</tr>
<tr>
<td>$A$</td>
<td>$[a_{11}, a_{12}, a_{13}, \ldots, a_{nL}]$</td>
</tr>
<tr>
<td>$\Gamma$</td>
<td>$[\gamma_{11}, \gamma_{12}, \gamma_{13}, \ldots, \gamma_{Lm}]$</td>
</tr>
<tr>
<td>$Y$</td>
<td>$[y_1, y_2, y_3, \ldots, y_m]$</td>
</tr>
<tr>
<td>$\beta$</td>
<td>N.A.</td>
</tr>
</tbody>
</table>
The output function of this neural network classifier is

\[ Y = F(A, \Gamma, X), \quad Y^T = [y_1 \ y_2 \ \ldots \ y_N] \tag{3.2} \]

where \( Y \in \mathbb{R}^{N \times m} \). \( Y^T \) refers to the transpose of \( Y \) and \( y_i \) is a column vector. \( N \) represents the number of inference samples. For the \( i \)th inference sample, the index of maximum value \( y_i \) is found and identified as the predicted class.

### 3.2.1.1 Backward Propagation for Training

The first method to minimize the error function \( E \) is the backward propagation (BP) method. As shown in Fig. 3.1a, the weights are initially guessed for forward propagation. Based on the trial error, the weights are adjusted by the derivatives of weights as follows...
\[ \nabla E = \left( \frac{\partial E}{\partial a_{11}}, \frac{\partial E}{\partial a_{12}}, \frac{\partial E}{\partial a_{13}}, \ldots, \frac{\partial E}{\partial a_{nL}} \right) \]  

(3.3)

where \( n \) is the dimension of input data and \( L \) is the number of hidden nodes. For the input layer, each weight can be updated as

\[
a_{dl} = a_{dl} - \beta \star \frac{\partial E}{\partial a_{dl}}, \quad d = 1, 2, \ldots, n, \quad l = 1, 2, \ldots, L
\]

(3.4)

where \( \beta \) is the learning constant that defines the step length of each iteration in the negative gradient direction. Note that the BP method requires to store the derivatives of each weight. It is expensive for hardware realization. More importantly, it may be trapped on local minimal with long convergence time. Hence, the BP based training is usually performed off-line and has large latency when analyzing the real-time sensed data.

### 3.2.1.2 Direct Solver for Training

One can directly solve the least-squares problem using the direct-solver of the \( \ell_2 \)-norm error function \( E \) [10, 23, 25]. As shown in Fig. 3.1b, the input weight \( A \) can be first randomly assigned and one can directly solve output weight \( \Gamma \).

We first find the relationship between the hidden neural node and input training data as

\[
preH = X A + B, \quad H = \text{Sig}(preH) = \frac{1}{1 + e^{-preH}}
\]

(3.5)

where \( X \in \mathbb{R}^{N \times n} \). \( \text{Sig}(preH) \) refers to the element-wise sigmoid operation of matrix \( preH \). \( A \in \mathbb{R}^{n \times L} \) and \( B \in \mathbb{R}^{N \times L} \) are randomly generated input weight and bias formed by \( a_{ij} \) and \( b_{ij} \) between \([-1, 1]\) respectively. \( N \) and \( n \) are the training size and the dimension of training data respectively. The output weight \( \Gamma \) is computed based on pseudo-inverse (\( L < N \)):

\[
\Gamma = (H^T H)^{-1} H^T T
\]

(3.6)

However, performing pseudo-inverse is expensive for hardware realization.

The comparison between backwards propagation (BP) and direct solvers can be summarized as follows. BP is an iterative solver, which is relatively simple implementation by gradient descent objective function with good performance. However, it suffers from the long training time and may get stuck in the local optimal point. As mentioned in Sect. 3.1, iterative solvers are more applicable to train large-sized data at cloud scale but may not be necessary for a limited problem size of data during the real-time data analytics. Moreover, since iterative solvers improve the solution in each iteration, the number of iterations is usually non-predictable, and thereby requires human interference to determine the optimal solution. On the other hand, direct solver can learn very fast without human interference, but pseudo-inverse is...
too expensive for calculation. Therefore, solving $\ell_2$-norm minimization efficiently becomes the bottleneck of the training process. Algorithm 1 shows the training process of single hidden layer neural network. Note that the number of hidden nodes $L$ is also auto-configured in Algorithm 1.

**Algorithm 1 Learning Algorithm for Single Layer Network**

1: Randomly assign hidden-node parameters
2: $(a_{ij}, b_{ij}), a_{ij} \in A, b_{ij} \in B$
3: Calculate the hidden-layer pre-output matrix $H$
4: $\text{pre}H = XA + B, \quad H = 1/(1 + e^{-\text{pre}H})$
5: Calculate the output weight
6: $\Gamma = (H^T H)^{-1} H^T T$
7: Calculate the training error $\text{error}$
8: $\text{error} = ||T - HT||$
9: IF ($L \leq L_{\max}$ and $e > \varepsilon$)
10: Increase number of hidden node
11: $L = L + 1$, repeat from Step 1
12:
13: ENDIF

### 3.2.2 Incremental Least-Squares Solver

From Algorithm 1, we can have two major observations. Firstly, the number of hidden nodes is increasing sequentially to meet accuracy requirement. The previous results should be utilized when the number of hidden nodes is increased. Secondly, the key difficulty of solving training problem is the least-squares problem. This could be solved by using singular vector decomposition (SVD), Gram-Schmidt Decomposition (QR) and Cholesky decomposition. The computational cost of SVD, QR and Cholesky decomposition are $O(4NL^2 - \frac{4}{3}L^3)$, $O(2NL^2 - \frac{2}{3}L^3)$ and $O(\frac{1}{3}L^3)$ respectively [31]. Therefore, we use Cholesky decomposition to solve the least-squares problem. Here, we show how to incrementally solve the least-squares problem by re-using previous Cholesky decomposition in the neural network training process. Below is the incremental equation when we increase the number of hidden nodes:

$$\text{pre}H = XA' + B' = (X * [A, a] + [B, b]) = [(XA + B), (Xa + b)]$$ (3.7)

where $A'$ and $B'$ are the new input weights with increased size from $A$ and $B$. For the simplicity, we use $L$ to represent the number of hidden nodes and denote $h_L$ as the new added column generated from activation of $(Xa + b)$. The multiplication of activation matrix for the neural network is

$$H_L^T H_L = [H_{L-1} h_L]^T [H_{L-1} h_L] = \left(\begin{array}{c} H_{L-1}^T H_{L-1} v_L \\ v_L^T g \end{array}\right)$$ (3.8)
The Cholesky decomposition can be expressed as

$$H_L^T H_L = Q_L D_L Q_L^T$$  \hspace{1cm} (3.9)

where $Q_L$ is a lower triangular matrix with diagonal elements $q_{ii} = 1$ and $D_L$ is a positive diagonal matrix. Such method can maintain the same space as Cholesky factorization but avoid extracting the square root as the square root of $Q_L$ is resolved by diagonal matrix $D_L$. Here, we use $H_L$ to represent the matrix with $L$ number of hidden neural nodes. Similarly, $H_L^T H_L$ can be decomposed as follows

$$H_L^T H_L = [H_{L-1}^T h_L] [H_{L-1}^T h_L]^T$$

$$= \begin{pmatrix} H_{L-1}^T h_L & v_L \\ v_L^T & g \end{pmatrix}$$  \hspace{1cm} (3.10)

where $(v_L, g)$ is a new column generated from new data compared to $H_{L-1}^T H_{L-1}$. Furthermore, we can find

$$Q_L D_L Q_L^T$$

$$= \begin{pmatrix} Q_{L-1} & 0 \\ z_L^T & 1 \end{pmatrix} \begin{pmatrix} D_{L-1} & 0 \\ 0 & d \end{pmatrix} \begin{pmatrix} Q_{L-1}^T & z_L \\ v_L^T & 1 \end{pmatrix}$$  \hspace{1cm} (3.11)

As a result, we can easily calculate the vector $z_L$ and scalar $d$ for Cholesky factorization as

$$Q_{L-1} D_{L-1} z_L = v_L, \hspace{0.5cm} d = g - z_L^T D_{L-1} z_L$$  \hspace{1cm} (3.12)

where $Q_L$ and $v_L$ is known from (3.10), which means that we can continue to use previous factorization result and only update the corresponding part. Algorithm 2 shows more details on each step. Note that $Q_1$ is 1 and $D_1$ is $H_1^T H_1$.

**Algorithm 2** Square-Root-Free $\ell_2$-Norm Solution

**Input:** Activation matrix $H_L$, target matrix $T$ and number of hidden nodes $L$

**Output:** Neural Network output weight $x$

1: Initialize $r_0 = T$, $A_0 = \emptyset$, $d = 0$, $x_0 = 0$, $l = 1$

2: While $||r_{l-1}||_2^2 \leq \varepsilon^2$ or $l \leq L$

3: $c(l) = h_l^T r_{l-1}$, $A_l = A_{l-1} \cup l$

4: $v_l = \tilde{H}_{A_l}^T h_l$

5: $Q_{l-1} w = v_l (1 : l - 1)$, $z_l = w / \text{diag}(D_{l-1})$

6: $d = g - z_l^T w$

7: $Q_l = \begin{pmatrix} Q_{l-1} & 0 \\ z_l^T & 1 \end{pmatrix}$, $D_l = \begin{pmatrix} D_{l-1} & 0 \\ 0 & d \end{pmatrix}$ where $Q_{l-1} = 1$, $D_1 = h_1^T h_1$

8: $Q_l^T x_{t_{l_p}} = \begin{pmatrix} 0 \\ c(l) / d \end{pmatrix}$

9: $x_{l} = x_{l-1} + x_{t_{l_p}}$, $r_l = r_{l-1} - \tilde{H}_{A_l} x_{t_{l_p}}$, $l = l + 1$

10: END While
The optimal residue for the least-squares problem $\| H \Gamma - T \|_2$ is defined as $r$:

$$r = T - H \Gamma_{ls} = T - H((H^T H)^{-1} H^T T) \quad (3.13)$$

As such, $r$ is orthogonal to $H$ since the projection of $r$ to $H$ is

$$< r, H > = H^T (T - H \Gamma_{ls}) = 0 \quad (3.14)$$

Similarly, for every iteration of Cholesky decomposition, $x_{L-1}$ is the least-squares solution of $T = H_{\Lambda_{L-1}} \ast \Gamma$ with the same orthogonality principle, where $\Lambda_i$ is the selected column sets for matrix $H$. Therefore, we have

$$T = r_{L-1} + H_{\Lambda_{L-1}} \ast x_{L-1}$$

$$H_{\Lambda_L}^T H_{\Lambda_L} x_L = H_{\Lambda_L}^T (r_{L-1} + H_{\Lambda_{L-1}} \ast x_{L-1}) \quad (3.15)$$

where $x_{L-1}$ is the least-squares solution in the previous iteration. By utilizing superposition property of linear systems, we can have

$$\begin{bmatrix} H_{\Lambda_i}^T H_{\Lambda_i} x_{tp1} \\ H_{\Lambda_i}^T H_{\Lambda_i} x_{tp2} \end{bmatrix} = \begin{bmatrix} H_{\Lambda_i}^T r_{L-1} \\ H_{\Lambda_i}^T H_{\Lambda_{L-1}} x_{L-1} \end{bmatrix} \quad (3.16)$$

$x_L = x_{tp1} + x_{tp2} = x_{tp1} + x_{L-1}$

where the second row of equation has a trivial solution of $[x_{L-1} \ 0]^T$. Furthermore, this indicates that the solution of $x_L$ is based on $x_{L-1}$ and only $x_{tp}$ is required to be computed out from the first row of (3.16), which can be expanded as

$$H_{\Lambda_i}^T H_{\Lambda_i} x_{tp} = \begin{bmatrix} H_{\Lambda_{L-1}}^T r_{L-1} \\ h_L^T r_{L-1} \end{bmatrix} = \begin{bmatrix} 0 \\ h_L^T r_{L-1} \end{bmatrix} \quad (3.17)$$

Due to the orthogonality between the optimal residual $H_{\Lambda_{L-1}}$ and $r_{L-1}$, the dot product becomes 0. This clearly indicates that the solution $x_{tp1}$ is a sparse vector with only one element. By substituting square-root-free Cholesky decomposition, we can find

$$Q^T dx_{tp} = h_L^T r_{L-1} \quad (3.18)$$

where $x_{tp}$ is the same as $x_{tp1}$. The other part of Cholesky factorization $Q$ for multiplication of $x_{tp1}$ is always 1 and hence is eliminated. The detailed algorithm including Cholesky decomposition and incremental least-squares is shown in Algorithm 2.

For the training problem of $N$ number of training samples, with feature size $n$ and $L$ number of hidden nodes, the least-squares problem becomes to minimize $\| H W - T \|_2$, where $H$ is a $N \times L$ matrix and $W$ is a $L \times m$ matrix and $T$ is $N \times m$. Here, the number of training samples $N$ is much larger than $L$, which makes the problem become an over determined equation. The solution is $(H^T H)^{-1} H^T T$, provided $H$ has full column rank. For the multiplication $H^T H$, the computation complexity is $O( NL^2)$. The matrix inversion is $O(L^3)$.
Although from the complexity analysis the matrix multiplication dominates, the hardware operation complexity of matrix inversion is more complicated to accelerate. The multiplication computation can be easily accelerated by designing more parallel processing elements, which can linearly reduce the computation time. Given $P$ parallel processing elements, the computational complexity can be reduced to $O(NL^2/P)$. Instead, the hardware operation complexity of matrix inversion is very high, which is very difficult to perform parallel computation on hardware accelerator. In the proposed Algorithm 2, Step 4 and 6 are the vector-vector multiplication, which can be accelerated by the parallel computation. As such, the parallel processing elements for vector multiplication is more utilized. Step 5 and 8 are for the forward and backward substitution, which can be computed by reconfiguring PEs. The proposed Algorithm 2 is using incremental Cholesky decomposition, which means only one loop in Algorithm 2 is performed. As such, the computation complexity is reduced to $O(L^2)$. Moreover, by utilizing Cholesky decomposition and incremental least-squares techniques, the hardware operation is reduced to only 4 basic linear algebra operations to improve PEs utilization rate.

Figure 3.2a measures the timing consumption for the 4 basic linear algebra operations. Clearly, multiplication dominates the computation time. Figure 3.2b shows the time consumption of the four major operations in the training process, which are random input weight generation, multiplication for $\text{preH}$, activation and output calculation. In Fig. 3.2c, matrix-vector multiplication is excluded for output weight calculations. It is clearly shown that more than 64% of time is consumed for matrix-vector multiplication. Therefore, we will design a hardware accelerator with a highly-parallel and pipeline matrix-vector multiplication engine.

3.3 Hardware Implementation

In this section, we will discuss two implementations of neural network training and inference using the direct solver learning algorithm. The first one is a CMOS based implementation using Xilinx FPGA. The second one is a 3D CMOS-RRAM implementation with RRAM based vector-matrix multiplication accelerator.
3.3.1 CMOS Based Accelerator

3.3.1.1 Overview of Computing Flow and Communication

The top level of proposed VLSI architecture for training and inference is shown in Fig. 3.3. The description of this architecture will be introduced based on inference flow. The complex control and data flow of the neural network training and inference are enforced by a top level finite state machine (FSM) with synchronized and customized local module controllers.

For the overall data flow, an asynchronous first-in first-out (FIFO) is designed to collect data through AXI4 light from PCIe Gec3X8. Two buffers are used to store rows of the training data $X$ to perform ping-pong operations. These two buffers will be re-used when collecting the output weight data. To maintain high training accuracy, floating point data is used with parallel fixed point to floating point converter. As the number indicated on each block in Fig. 3.3, data will be firstly collected through PCIe to DRAM and Block RAM (BRAM). BRAM is used to control the core to indicate the read/write address of DRAM during the training/inference process. The core will continuously read data from the BRAM for configurations and starting signal. Once data is ready in DRAM and the start signal is asserted, the core will process computation for neural network inference or training process. An implemented FPGA block design on Vivado is shown in Fig. 3.4.

A folded architecture is proposed where most modules are re-used among different layers as shown in Fig. 3.5. The input mux decides the use of the input data or the output from activation matrix. Input weight can be input from outside or generated inside from linear feedback shift register (LFSR). To achieve similar software-level accuracy, floating-point data is used for both training and inference.

For the neural network inference, the input weight is determined by setting the seed of linear feedback shift register. Random input weight $A$ is generated by padding 126 on exponent positions and 0 on least important mantissa bits to form floating point. The main task of inference is to perform matrix-vector multiplications through

---

1 PCIe is short for Peripheral Component Interconnect Express.
vector core (VC) and scalar core (SC) as (3.5). The processing elements (PEs) are configured to perform the matrix-vector computation in parallel and the scalar core is used to accumulate intermediate results. After computing the element in $\text{pre}_H$, a sigmoid function is performed to map the element of $\text{pre}_H$ to $H$ and store in on-chip memory. After matrix $H$ is ready, the output weight is received from the PCIe using the pingpong operations. Again, matrix-vector multiplication is performed and final result is ready to send.

For the neural network training, the first layer computation is the same as inference. However, the computation complexity is high for computing the least-squares solution. Therefore, vector core (VC) and scalar core (SC) are combined to per-
form complex tasks. Vector core is made of floating point adder and multiplexer, and it is reconfigurable for sum and multiplication. Scalar core is used not only for accumulating PE output results but also for feeding intermediate results back to PE for computation. Vector core and scalar core together can support forward substitution (FS) and backward substitution (BS) for the least-squares problem of training as shown in Step 5 and 8 of Algorithm 2. The data flow control is summarized in Fig. 3.6.

In summary, to improve PE utilization rate, the computing resource for matrix-vector multiplications is shared by the least-squares problem. By exploring the task dependence and resource sharing, we can improve the hardware utilization, allowing more processing elements (PE) to be mapped on FPGA to accelerate the speed.

### 3.3.1.2 Least-Squares Solver

As mentioned in the reformulated $\ell_2$-norm Algorithm 2, Step 5 and 8 require forward substitutions and backward substitutions. Figure 3.7 provides the detailed mapping...
on our proposed architecture. For convenience, we use $QW = V$ to represent Step 5 in Algorithm 2, where $Q$ is a triangular matrix. Figure 3.8 provides the detailed equations in each PE as well as the intermediate values. To explore the maximum level of parallelism, we can perform multiplication at the same time on each row to compute $w_i, i \neq 1$ as shown in the right of Fig. 3.8 [11]. However, there are different number of multiplications and accumulations required for different $w_i$. In the first round, intuitively we require only 1 PE to perform the multiplication. After knowing $w_2$, we need 2 parallel PEs for the same computation in the second round. In the end, we need $L - 1$ number of PEs to compute. This poses a challenge to perform parallel computation since the number of PE required is increasing. Considering this, we design a shift register, which can store the intermediate results. As such, each PE is independent and can perform the computation continuously by storing results in the shift register. For example, if we have parallelism of 4 for $L = 32$, we can perform 8 times parallel computation and store the results inside registers. This helps improve the flexibility of the process elements (PEs) with better resource utilization.

### 3.3.1.3 Matrix-Vector Multiplication

All the vector related computation is performed on processing elements (PEs). Our designed PE is similar to [27] but features direct instruction to perform vector-vector multiplications for neural networks. Figure 3.9 gives an example of vector-vector multiplication (dot product) for (3.5) with parallelism of 4. If the vector length is 8, the folding factor will be 2. The output from PE will be accumulated twice based on the folding factor before sending out the vector-vector multiplication result. The adder tree will be generated based on the parallelism inside the vector core. The output will be passed to scalar core for accumulations. In the PE, there is a bus
3.3.1.4 LUT Based Sigmoid Function

The Sigmoid function is used in (3.5) and defined as \( f(x) = \frac{1}{1+e^{-x}} \). The simplest implementation is to use look-up table. To save silicon area, we make use of the odd symmetric property of Sigmoid function. The non-saturation range is between \(-8\)
3.3 Hardware Implementation

3.3.1.5 FPGA Design Platform and CAD Flow

The ADM-PCIe-7V3 is a high-performance reconfigurable computing card intended for high-speed performance applications, featuring a Xilinx Virtex-7 FPGA. The key features of ADM-PCIe 7V3 can refer to [1].

The development platform is mainly on Vivado 14.4. The direct memory access (DMA) bandwidth is 4.5GB/s. On the FPGA board ADM-PCIe7V3, the DDR3 bandwidth is 1.333MT/s with 64 bits width. The CAD flow for implementing the machine learning accelerator on the ADM-PCIe 7V3 [1] is shown in Fig. 3.10. The Xilinx CORE Generator System is first used to generate the data memory macros that are mapped to the Block RAM (BRAM) resources on the FPGA. The generated NGC files contain the design netlist, constraints files and Verilog wrapper. Then, these files together with the RTL codes of the machine learning accelerator are loaded to Synplify Premier for logic synthesis. Note that the floating-point arithmetic units used in our design are from the Synopsys DesignWare library. The block RAM is denoted as a black box for Synplify synthesis. The gate-level netlist is stored in the electronic data interchange format (EDIF), and the user constraint file (UCF) contains user-defined design constraints. Next, the generated files are passed to Xilinx Vivado Design Suite to merge with other IP cores such as DRAM controllers and PCIe.
cores. In the Vivado design environment, each IP is packaged and connected. Then, we synthesize the whole design again under Vivado environment. Specifically, the `ngbbuild` command reads the netlist in EDIF format and creates a native generic database (NGD) file. This NGD file contains a logical description of the design and a description of the original design hierarchy. The `map` command takes the NGD file, maps the logic design to the specific Xilinx FPGA, and outputs the results to a native circuit description (NCD) file. The `par` command takes the NCD file, places and routes the design, and produces a new NCD file, which is then used by the `bitgen` command to generate the bit file for FPGA programming.

### 3.3.2 RRAM-Crossbar Based Accelerator

In this section, RRAM device and RRAM-crossbar based in-memory computation are introduced first. Thereafter, we will illustrate the detailed 3D multi-layer CMOS-RRAM accelerator for machine learning on neural network. Furthermore, we will illustrate how to map matrix-vector multiplication on RRAM-crossbar layer, which has three steps: parallel digitalization, XOR and encoding. These steps are implemented in layer 2. In addition, CMOS-ASIC accelerator is also designed in layer 3 for the remaining operations such as division and non-linear mapping in a pipelined and parallel fashion. The detailed mapping of these three steps can be referred to [24].

#### 3.3.2.1 RRAM-Crossbar Device

Emerging resistive random access memory (RRAM) [3, 16] is a two-terminal device with 2 non-volatile states: high resistance state (HRS) and low resistance state (LRS). As RRAM states are sensible to the input voltages, special care needs to be taken while reading, such that the read voltage $V_r$ is less than half of write voltage $V_w$. The read voltage $V_r$ and the write voltage $V_w$ are related as follows

$$V_w > V_{th} > V_w/2 > V_r,$$

where $V_{th}$ is the threshold voltage of RRAM.

In one RRAM-crossbar, given the input probing voltage, the current on each bit-line (BL) is the multiplication-accumulation of current through each RRAM device on the BL. Therefore, the RRAM-crossbar array can intrinsically perform the analog matrix-vector multiplication [34]. Given an input voltage vector $V_{WL} \in \mathbb{R}^{M \times 1}$, the output voltage vector $V_{BL} \in \mathbb{R}^{N \times 1}$ can be expressed as

$$
\begin{bmatrix}
V_{BL,1} \\
\vdots \\
V_{BL,N}
\end{bmatrix}
=
\begin{bmatrix}
c_{1,1} & \cdots & c_{1,M} \\
\vdots & \ddots & \vdots \\
c_{N,1} & \cdots & c_{N,M}
\end{bmatrix}
\begin{bmatrix}
V_{WL,1} \\
\vdots \\
V_{WL,M}
\end{bmatrix}
$$

(3.20)
where $c_{i,j}$ is the configurable conductance of the RRAM resistance $R_{i,j}$, which can represent a real-value weight. Compared to traditional CMOS implementation, RRAM crossbar achieves better parallelism and consumes less power. However, note that analog implementation of matrix-vector multiplication is strongly affected by non-uniform resistance values [5]. As such, one needs to develop a digital fashioned multiplication based on the RRAM-crossbar instead. Therefore, a digital-fashioned multiplication on RRAM-crossbar is preferred to minimize the device non-uniform impact from process variation [24].

### 3.3.2.2 3D Multi-layer CMOS-RRAM Architecture

Recent work [30] has shown that the 3D integration supports heterogeneous stacking because different types of components can be fabricated separately, and layers can be stacked and implemented with different technologies. Therefore, stacking non-volatile memories on top of microprocessors enables cost-effective heterogeneous integration. Furthermore, works in [6, 21] have also shown the feasibility to stack RRAM on CMOS to achieve smaller area and lower energy consumption.

The proposed 3D multi-layer CMOS-RRAM accelerator with three layers is shown in Fig. 3.11a. This accelerator is composed of a two-layer RRAM-crossbar and a one-layer CMOS circuit. As Fig. 3.11a shows, layer 1 of RRAM-crossbar is implemented as a buffer to temporarily store input data to be processed. Layer 2 of RRAM-crossbar performs logic operations such as matrix-vector multiplica-

![Fig. 3.11](image-url) **a** 3D multi-layer CMOS-RRAM accelerator architecture; **b** Machine learning algorithm mapping flow on proposed accelerator
tion and also vector addition. Note that buffers are designed to separate resistive networks between layer 1 and layer 2. The last layer of CMOS contains read-out circuits for RRAM-crossbar and performs as logic accelerators designed for other operations besides matrix-vector multiplication, including pipelined divider, look-up table (LUT) designed for division operation and activation function in machine learning.

Moreover, Fig. 3.11b shows the working flow for machine learning mapped to the proposed architecture. Firstly, the detailed architecture of machine learning (ML) (e.g. number of layers and activation function) is determined based on the accuracy requirements and data characteristics. Secondly, operations of this machine learning algorithm are analyzed and reformulated so that all the operations can be accelerated in 3D multi-layer CMOS-RRAM architecture as illustrated in Fig. 3.11a. Furthermore, the bit-width operating on RRAM-crossbar is also determined by balancing the accuracy loss and energy saving. Finally, logic operations on RRAM-crossbar and CMOS are configured based on the reformulated operations, energy saving and speed-up.

Such a 3D multi-layer CMOS-RRAM architecture has advantages in three manifolds. Firstly, by utilizing RRAM-crossbar for input data storage, leakage power of memory is largely removed. In a 3D architecture with TSV interconnection, the bandwidth from this layer to next layer is sufficiently large to perform parallel computation. Secondly, RRAM-crossbar can be configured as computational units for the matrix-vector multiplication with high parallelism and low power. Lastly, with an additional layer of CMOS-ASIC, more complicated tasks such as division and non-linear mapping can be performed. As a result, the whole training process of machine learning can be fully mapped to the proposed 3D multi-layer CMOS-RRAM accelerator architecture towards real-time training and inference.

### 3.3.2.3 Data Quantization

To implement the whole training algorithm on the proposed 3D multi-layer CMOS-RRAM accelerator, the precision of the real values requires a careful evaluation. Compared to the software double precision floating point format (64-bit), the values in the training algorithm are truncated into finite precision. A general $N_b$ bit fixed point representation is shown as follows.

$$y = -b_{N_b-1}2^{m_b} + \sum_{l=0}^{N_b-2} b_l 2^{l-n_b}$$

where $m_b$ represents bit-width for the integer and $n_b$ represents bit-width for the fraction point.

In the proposed accelerator, we first assign a fixed 16 bit-width for normalized input data such as $X$, $Y$ and $D$ with scale factor $m_b = 0$ and $n_b = 16$. For weights such as $A$ and $B$ in single layer feed forward neural network (SLFN), we determine
3.3 Hardware Implementation

$m_b$ by finding the logarithm of dynamic range (i.e. $\log_2 (Max - Min)$) and $n_b$ is set as $16 - m_b$. Furthermore, we applied greedy search method based on the inference accuracy to find the optimal bit width. The bit width is reduced by cross-validation applied to evaluate the effect. By dynamic tuning the bit width, our objective is to find the minimum bit width with acceptable inference accuracy loss.

3.3.2.4 RRAM Layer Implementation for Digitized Matrix-Vector Multiplication

The matrix-vector multiplication in the neural network is explained using $y_{ij} = \sum_{k=1}^{L} h_{ik} \gamma_{kj}$ as an example. Such multiplication can be expressed in binary multiplication [24].

$$y_{ij} = \sum_{k=1}^{L} \left( \sum_{e=0}^{E-1} B_{e} h_{ik} 2^e \right) \left( \sum_{g=0}^{G-1} B_{g} \gamma_{kj} 2^g \right),$$

$$= \sum_{e=0}^{E-1} \sum_{g=0}^{G-1} \left( \sum_{k=1}^{L} B_{e} h_{ik} B_{g} \gamma_{kj} 2^{e+g} \right) = \sum_{e=0}^{E-1} \sum_{g=0}^{G-1} s_{eg} 2^{e+g} \tag{3.22}$$

where $s_{eg}$ is the accelerated result from RRAM-crossbar. $B_{h_{ik}}$ is the binary bit of $h_{ik}$ with $E$ bit-width and $B_{\gamma_{kj}}$ is the binary bit of $\gamma_{kj}$ with $G$ bit-width. As mentioned above, bit-width $E$ and $G$ are decided using cross validation in design to achieve balanced accuracy and hardware usage [5].

**Step 1: Parallel Digitalization:** It requires an $L \times L$ RRAM-crossbar. Each inner-product is produced by the RRAM-crossbar as shown in Fig. 3.12a. $h$ is set as crossbar input and $\gamma$ is written in RRAM cells. In the $L \times L$ RRAM-crossbar, resistance of RRAMs in each column are the same, but $V_{th}$ among columns are different. As a result, the output of each column mainly depends on ladder-like threshold voltages $V_{th,j}$. If the inner-product result is $s$, the output of step 1 is like $(1 \ldots 1, 0 \ldots 0)$, where $O_{1,s} = 1$ and $O_{1,s+1} = 0$.

**Step 2: XOR:** It is to identify the index of $s$ with the operation $O_{1,s} \oplus O_{1,s+1}$. Note that $O_{1,s} \oplus O_{1,s+1} = 1$ only when $O_{1,j} = 1$ and $O_{1,j+1} = 0$ from Step 1. The mapping of RRAM-crossbar input and resistance is shown in Fig. 3.12b, and threshold voltage configuration is $V_{th,j} = \frac{V_r R_s}{2R_m}$. Therefore, the index of $s$ is identified by XOR operation.

**Step 3: Encoding:** the third step produces $s$ in the binary format as an encoder with the thresholds from Step 2. The input from the second step produces $(0 \ldots 1, 0 \ldots 0)$ like result where only the $s$th input is 1. As a result, only the $s$th row is read out and no current merge occurs in this step. The corresponding binary format $binary(s)$ is an intermediate result and stored in the $s$th row, as shown in Fig. 3.12c. Encoding step needs an $L \times n$ RRAM-crossbar, where $n = \lceil \log_2 L \rceil$ is the number of bits in order to represent 1 to $L$ in binary format.
CMOS Layer Implementation for Decoding and Incremental Least-Squares

In the CMOS layer, decoding and more complex operations for incremental least-squares solution are designed. Since the output from RRAM layer is in the binary format, decoding is required to obtain real values. Adder and shifter are designed in layer 3 with CMOS to complete this process as shown in Fig. 3.13.

To fully map the incremental machine learning on the proposed 3D multi-layer CMOS-RRAM accelerator, the following operations are needed in CMOS-ASIC including: sorting (3.2), non-linear mapping (3.5) and division (3.18). Figure 3.5 shows the detailed mapping of the supervised classification on the proposed 3D multi-layer CMOS-RRAM accelerator. In this case, the RRAM logic layer (layer 2) will work as vector cores with parallel processing elements (PE) for multiplication and summation. The CMOS scalar core is implemented to perform scalar operation including division. A sequential divider is implemented with 5-stage pipelines to reduce critical path latency. Non-linear mapping such as Sigmoid function for activation is also implemented in look-up table (LUT) (3.5). As a result, the whole training process can be mapped to the proposed 3D multi-layer CMOS-RRAM accelerator with small accuracy loss.
3.4 Experiment Results

3.4.1 CMOS Based Results

In this section, we firstly discuss the experiment set-up and benchmarks for comparisons. The performance of proposed scalable architecture is evaluated for regression problem and classification problem respectively. Finally, the energy consumption and speed-up of proposed accelerator are evaluated in comparison with CPU, embedded CPU and GPU. The proposed CMOS accelerator will be applied in Chap. 5 for IoT applications.

3.4.1.1 Experiment Set-Up and Benchmarks

To verify our proposed architecture, we have implemented it on Xilinx Virtex 7 with PCI Express Gen3x8 [1]. The HDL code is synthesized using Synplify and the maximum operating frequency of the system is 53.1 MHz under 128 parallel PEs. The critical path is identified as the floating-point division, where 9 stages of pipeline are inserted to speed-up. We develop three baselines (x86 CPU, ARM CPU and GPU) for performance comparisons.

Baseline 1: General Processing Unit (x86 CPU). The general CPU implementation is based on C program on a computer server with Intel Core -i5 3.20 GHz core and 8.0 GB RAM.

Baseline 2: Embedded Processor (ARM CPU). The embedded CPU (Beagle-Board-xM) [2] is equipped with 1GHz ARM core and 512 MB RAM. The implementation is performed using C program under Ubuntu 14.04 system.

Baseline 3: Graphics Processing Unit (GPU). The GPU implementation is performed by CUDA C program with cuBLAS library. A Nvidia GeForce GTX 970 is used for the acceleration of learning on neural network.

The testing environment of Alpha Data 7V3 is shown as Fig. 3.14.

3.4.1.2 Scalable and Parameterized Accelerator Architecture

The proposed accelerator architecture features great scalability for different applications. Table 3.2 shows all the user-defined parameters supported in our architecture. At circuit level, users can adjust the stage of pipeline of each arithmetic to satisfy the speed, area and resource requirements. At architecture level, the parallelism of PEs can be specified based on the hardware resource and speed requirements. The neural network parameters $n, N, H$ can also be reconfigured for specific applications.

Figure 3.15 shows the training cycles on each step on proposed training algorithms for synthesized dataset. Different parallelisms $P$ are applied to show the speed-up
of each steps. The speed-up of 1st-layer for matrix-vector multiplication is scaling up with the parallelism. The same speed-up improvement is also observed in step 3, 4 and 9 in Algorithm 2, where the matrix-vector multiplication is the dominant operation.

However, when the major operation is the division for the backward and forward substitution, the speed-up is not that significant and tends to saturate when the division becomes the bottleneck. We can also observe in Step 7, the memory operations do not scale with parallelism. It clearly shows that matrix-vector multiplication is the dominant operation in the training procedure (1st Layer, step 3, step 4 and step 9) and our proposed accelerator architecture is scalable to dynamically increase the parallelism to adjust the speed-up.
3.4 Experiment Results

**Fig. 3.15** Training cycles at each step of the proposed training algorithm with different parallelisms ($N = 74; L = 38; M = 3$ and $n = 16$)

**Table 3.3** Resource utilization under different parallelism levels ($N = 512, H = 1024, n = 512$ and 50 Mhz clock)

<table>
<thead>
<tr>
<th>Paral.</th>
<th>LUT (%)</th>
<th>Block RAM (%)</th>
<th>DSP (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>52614 (12)</td>
<td>516 (35)</td>
<td>51 (1.42)</td>
</tr>
<tr>
<td>16</td>
<td>64375 (14)</td>
<td>516 (35)</td>
<td>65 (1.81)</td>
</tr>
<tr>
<td>32</td>
<td>89320 (20)</td>
<td>516 (35)</td>
<td>96 (2.67)</td>
</tr>
<tr>
<td>64</td>
<td>139278 (32)</td>
<td>516 (35)</td>
<td>160 (4.44)</td>
</tr>
<tr>
<td>128</td>
<td>236092 (54)</td>
<td>516 (35)</td>
<td>288 (8.00)</td>
</tr>
</tbody>
</table>

The resource utilization under different parallelisms is achieved from Xilinx Vivado after placement and routing. From Table 3.3, we can observe that LUT and DSP are almost linearly increasing with parallelism. However, block RAM (BRAM) keeps constant with increasing parallelisms. This is because BRAM is used for data buffer, which is determined by other architecture parameters ($N, H, n$). Figure 3.16 shows the layout from Vivado of the designed least-squares solver.

### 3.4.1.3 Performance for Data Classification

In this experiment, six datasets are trained and tested from UCI dataset [22], which are wine, car, dermatology, zoo, musk and Connectionist Bench (Sonar, Mines vs. Rocks). The details of each dataset are summarized in Table 3.4. The UCI dataset is developed for performance comparisons under different benchmarks. The proposed technique will be adopted in Chap. 5 for IoT applications. The architecture is set according to the training data set size and dimensions to demonstrate the parameterized architecture. For example, $N = 128$ represents that the architecture parameter (maximum training size) is 128 with the actual dataset wine size of 74. The accuracy result is summarized in Table 3.4. The accuracy of FPGA is the same comparing to Matlab result since the single floating-point data format is applied to the proposed architecture.
Fig. 3.16 Layout view of the FPGA with least-squares machine learning accelerator implemented
Table 3.4 UCI Dataset Specification and Accuracy

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Data size</th>
<th>Dim.</th>
<th>Class</th>
<th>Node no.</th>
<th>Acc. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Car</td>
<td>1728</td>
<td>6</td>
<td>4</td>
<td>256</td>
<td>90.90</td>
</tr>
<tr>
<td>Wine</td>
<td>178</td>
<td>13</td>
<td>3</td>
<td>1024</td>
<td>93.20</td>
</tr>
<tr>
<td>Dermatology</td>
<td>366</td>
<td>34</td>
<td>6</td>
<td>256</td>
<td>85.80</td>
</tr>
<tr>
<td>Zoo</td>
<td>101</td>
<td>16</td>
<td>7</td>
<td>256</td>
<td>90.00</td>
</tr>
<tr>
<td>Musk1</td>
<td>476</td>
<td>166</td>
<td>2</td>
<td>256</td>
<td>69.70</td>
</tr>
<tr>
<td>Conn. bench</td>
<td>208</td>
<td>60</td>
<td>2</td>
<td>256</td>
<td>70</td>
</tr>
</tbody>
</table>

Table 3.5 Performance comparisons between direct solver (DS) and other solvers on FPGA and CPU

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>DS (FPGA) (ms)</th>
<th>DS (CPU) (ms)</th>
<th>BP (CPU) (ms)</th>
<th>SVM (CPU) (ms)</th>
<th>Imp. (CPU)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Car</td>
<td>44.3</td>
<td>370</td>
<td>36980</td>
<td>1182</td>
<td>8.35 ×</td>
</tr>
<tr>
<td>Wine</td>
<td>207.12</td>
<td>360</td>
<td>11240</td>
<td>390</td>
<td>1.74 ×</td>
</tr>
<tr>
<td>Dermatology</td>
<td>19.45</td>
<td>160</td>
<td>17450</td>
<td>400</td>
<td>8.23 ×</td>
</tr>
<tr>
<td>Zoo</td>
<td>22.21</td>
<td>360</td>
<td>5970</td>
<td>400</td>
<td>16.21 ×</td>
</tr>
<tr>
<td>Musk</td>
<td>24.09</td>
<td>180</td>
<td>340690</td>
<td>3113</td>
<td>7.47 ×</td>
</tr>
<tr>
<td>Conn. bench</td>
<td>14.48</td>
<td>360</td>
<td>11630</td>
<td>371</td>
<td>24.86</td>
</tr>
</tbody>
</table>

For the speed-up comparison, our architecture will not only compare to the time consumed by least-squares solver (direct-solver) training method, but also SVM [29] and backwards propagation (BP) based method [9] on CPU. For connectionist bench dataset, the speed-up of proposed accelerator is as high as 24.86×, when compared to the least-squares solver software solution on CPU. Furthermore, 801.20× and 25.55× speed-up can be achieved comparing to BP and SVM on CPU. Table 3.5 provides detailed speed-up comparisons of each dataset with 32 parallel processing elements. Note that on the same CPU platform, the direct solver (DS) is also around 100× faster than backwards propagation (BP) for the car dataset. Similar performance improvement is also observed for other datasets.

3.4.1.4 Performance for Data Regression

For the regression problem, we use the short-term load forecasting as an example to demonstrate it. The dataset for residential load forecasting is collected by Singapore Energy Research Institute (ERIAN). The dataset consists of 24 h energy consumption, occupants motion and environmental records such as humidity and temperatures from 2011 to 2015. We will perform multi-hours ahead load forecasting using real-time environmental data, occupants motion data and previous hours and days energy consumption data. Model will be retrained sequentially after new training data is generated. We will come back to this application for energy management system in Sect. 5.4.
To quantize the load forecasting performance, we use two metrics: root mean square error (RMSE) and mean absolute percentage error (MAPE). Table 3.6 is the summarized performance with comparison of SVM. We can observe that the our proposed accelerator has almost the same performance as CPU implementation. It also shows an average of 31.85 and 15.4% improvement for MAPE and RMSE comparing to SVM based load forecasting.

### 3.4.1.5 Performance Comparisons with Other Platforms

In the experiment, the maximum throughput of proposed architecture is 12.68\textit{Gflops} with 128 parallelism for matrix multiplication. This is slower than 59.78\textit{Gflops} GPU based implementation but higher than 5.38\textit{Gflops} x86 CPU based implementation.

To evaluate the energy consumption, we calculate the energy for a given implementation by multiplying the peak power consumption of corresponding devices. Although this is a pessimistic analysis, it is still very likely to reach due to intensive memory and computation operations. Table 3.7 provides detailed comparisons between different platforms. Our proposed accelerator on FPGA has the lowest power consumption (0.85W) comparing to GPU implementation (145W), ARM CPU (2.5W) and x86 CPU implementation (84W). For the training process, although GPU
is the fastest implementation, our accelerator still has 2.59× and 51.22× speed-up for training comparing to x86 CPU and ARM CPU implementations. Furthermore, our proposed method shows 256.0×, 150.7× and 2.95× energy saving comparing to CPU, ARM CPU and GPU respectively for training model. For the inference process, it is mainly on matrix-vector multiplications. Therefore, GPU based implementation provides better speed-up performance. However, our proposed method still has 4.56× and 89.05× speed-up for inference comparing to x86 CPU and ARM CPU implementations respectively. Moreover, our accelerator is the most low-power platform with 450.1×, 261.9× and 98.92× energy saving comparing to x86 CPU, ARM CPU and GPU based implementations respectively.

\subsection{RRAM Based Results}

\subsubsection{Experiment Set-Up and Benchmarks}

In the experiment, we have implemented three baselines for performance comparisons. The detail of each baseline is listed below:

**Baseline 1**: General Processor. The general processor implementation is based on Matlab on a computer server with 3.46 GHz core and 64.0 GB RAM.

**Baseline 2**: Graphics Processing Unit (GPU). The GPU implementation is performed by Matlab GPU parallel toolbox on the same server. A Nvidia GeForce GTX 970 is used for the acceleration of matrix-vector multiplication operations for learning on neural network.

**Baseline 3**: 3D-CMOS-ASIC. The 3D-CMOS-ASIC implementation with proposed architecture is done by Verilog with 1 GHz working frequency based on CMOS 65 nm low power PDK. Power, area and frequency are evaluated through Synopsys DC compiler (D-2010.03-SP2). Through-silicon via (TSV) model in [8] is included for area and power evaluation. 512 vertical TSVs are assumed between layers to support communication and parallel computations [15].

**Proposed 3D-RRAM-CMOS**: The settings of CMOS evaluation and TSV model are the same as baseline 3. For the RRAM-crossbar design evaluation, the resistance of RRAM is set as 1 kΩ and 1 MΩ as on-state and off-state resistance respectively according to [19] with working frequency of 200 MHz.

\subsubsection{3D Multi-layer CMOS-RRAM Accelerator Scalability Analysis}

To evaluate the proposed 3D multi-layer CMOS-RRAM architecture, we perform the scalability analysis of energy, delay and area on glass UCI dataset [22]. In SLFN, the number of hidden nodes may change depending on the accuracy requirement. As a result, the improvement of proposed accelerator with different $L$ from 64 to
256 is evaluated as shown in Fig. 3.17. With increasing $L$, more computing units are designed in 3D-CMOS-ASIC and RRAM-crossbar to evaluate the performance. When $L$ reaches 256, RRAM-crossbar can achieve $2.1 \times$ area-saving and $10.02 \times$ energy-saving compared to 3D-CMOS-ASIC. In Fig. 3.17d, energy-delay-product (EDP) of RRAM-crossbar increases faster than 3D-CMOS-ASIC. As the size of RRAM-crossbar is proportional to the square of $L$, the EDP improvement of RRAM-crossbar is less with larger $L$. However, it still shows great advantage in EDP with $51 \times$ better than 3D-CMOS-ASIC when $L$ is 500, which is a large number of hidden nodes for glass benchmark of 9 features.

### 3.4.2.3 3D Multi-layer CMOS-RRAM Accelerator Bit-Width Configuration Analysis

Table 3.8 shows the inference accuracy under different datasets [18, 22] and configurations of support vector machine (SVM) and single layer feed-forward neural network (SLFN). It shows that accuracy of classification is not very sensitive to the RRAM bit-width configuration. For example, the accuracy of Iris dataset can work...
3.4 Experiment Results

with negligible accuracy loss at 5 RRAM bit-width. When the RRAM bit-width increased to 6, it performs the same as 32 bit-width configurations. Similar observation is found in [5] by truncating algorithms with limited precision for better energy efficiency. Please note that training data and weight related parameters are quantized to perform matrix-vector multiplication on RRAM crossbar accelerator.

Figure 3.18 shows the energy comparisons under different bit-width configurations for CMOS and RRAM under the same accuracy requirements. An average of 4.5x energy saving can be achieved for the same number of bit-width configuration. The energy consumption is normalized by the CMOS 4 bit-width configuration. Furthermore, we can observe that not smaller number of bits always achieves better energy saving. Fewer number of bit-width may require much larger neural network to achieve the required classification accuracy. As a result, its energy consumption increases.

3.4.2.4 3D Multi-layer CMOS-RRAM Accelerator Performance Analysis

Figure 3.19 shows the classification values on image data [18] with an example of 5 classes. As the discussion of (3.2), the index with maximum values (highlighted in red) is selected to indicate the class of the test case. A few sample images are selected. Please note that 50,000 and 10,000 images are used for training and inference respectively.
Table 3.8 Inference accuracy of ML techniques under different dataset and configurations (normalized to all 32 bits)

<table>
<thead>
<tr>
<th>Datasets</th>
<th>Size</th>
<th>Feat.</th>
<th>Cl.</th>
<th>4 bit Acc. (%) SVM(^b) and SLFN</th>
<th>5 bit Acc. (%) SVM(^b) and SLFN</th>
<th>6 bit Acc. (%) SVM(^b) and SLFN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Glass</td>
<td>214</td>
<td>9</td>
<td>6</td>
<td>100.07</td>
<td>100.00</td>
<td>93.88</td>
</tr>
<tr>
<td>Iris</td>
<td>150</td>
<td>4</td>
<td>3</td>
<td>98.44</td>
<td>94.12</td>
<td>100.00</td>
</tr>
<tr>
<td>Seeds</td>
<td>210</td>
<td>7</td>
<td>3</td>
<td>97.98</td>
<td>82.59</td>
<td>99.00</td>
</tr>
<tr>
<td>Arrhythmia</td>
<td>179</td>
<td>13</td>
<td>3</td>
<td>96.77</td>
<td>97.67</td>
<td>99.18</td>
</tr>
<tr>
<td>Letter</td>
<td>20,000</td>
<td>16</td>
<td>7</td>
<td>97.26</td>
<td>53.28</td>
<td>98.29</td>
</tr>
<tr>
<td>CIFAR-10</td>
<td>60,000</td>
<td>1600(^a)</td>
<td>10</td>
<td>98.75</td>
<td>95.71</td>
<td>99.31</td>
</tr>
</tbody>
</table>

\(^a\)1600 features extracted from 60,000 32 × 32 color images with 10 classes

\(^b\)Least-square SVM is used for comparison

In Table 3.9, performance comparisons among Matlab, 3D-CMOS-ASIC and 3D multi-layer CMOS-RRAM accelerator are presented, and the acceleration of each procedure based on the formula described in Sect. 3.2.2 is also addressed. Among the three implementations, 3D multi-layer CMOS-RRAM accelerator performs the best in area, energy and speed. Compared to Matlab implementation, it achieves $14.94 \times$ speed-up, $447.17 \times$ energy-saving and $164.38 \times$ area-saving. We also design a 3D-CMOS-ASIC implementation with the similar hardware architecture as 3D multi-layer CMOS-RRAM accelerator with better performance compared to Matlab. The proposed 3D multi-layer CMOS-RRAM 3D accelerator achieves $2.05 \times$ speed-up, $12.38 \times$ energy-saving and $1.28 \times$ area-saving compared to 3D-CMOS-ASIC. To compare the performance with GPU, we also implement the same code using Matlab GPU parallel toolbox. It takes 1163.42 s for training benchmark CIFAR-10, which is $4.858 \times$ faster than CPU. Comparing to our proposed 3D multi-layer CMOS-RRAM architecture, our work achieves $3.07 \times$ speed-up and $162.86 \times$ energy saving.
3.5 Conclusion

This chapter presents a least-squares-solver based learning method on the single hidden layer neural network. A square-root free Cholesky decomposition technique is applied to reduce the training complexity. Furthermore, the optimized learning algorithm is mapped on CMOS and RRAM based hardwares. The two implementations can be summarized as follows.

- An incremental and square-root-free Cholesky factorization algorithm is introduced with FPGA realization for neural network training acceleration when analyzing the real-time sensed data. Experimental results have shown that our proposed accelerator on Xilinx Virtex-7 has a comparable forecasting accuracy with an average speed-up of $4.56 \times$ and $89.05 \times$, when compared to x86 CPU and ARM.

### Table 3.9 Performance comparison under different software and hardware implementations

<table>
<thead>
<tr>
<th>Implementation</th>
<th>Power, Freq.</th>
<th>Area (mm²)</th>
<th>Type</th>
<th>Time (s)</th>
<th>Energy (J)</th>
</tr>
</thead>
<tbody>
<tr>
<td>General CPU processor</td>
<td>130 W, 3.46 GHz</td>
<td>240, Intel Xeon X5690</td>
<td>Sort</td>
<td>1473.2</td>
<td>191.52</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Mul</td>
<td>736.6</td>
<td>95.76</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>IL</td>
<td>729.79</td>
<td>94.87</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L2 norm Div</td>
<td>294.34</td>
<td>38.26</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L2 norm Mul</td>
<td>1667.95</td>
<td>216.83</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>OL</td>
<td>750.3</td>
<td>97.54</td>
</tr>
<tr>
<td>3D CMOS-ASIC architecture</td>
<td>1.037 W, 1 GHz</td>
<td>0.9582, 65 nm Global</td>
<td>Sort</td>
<td>216.65</td>
<td>0.078</td>
</tr>
<tr>
<td></td>
<td></td>
<td>foundary</td>
<td>Mul</td>
<td>97.43</td>
<td>3.84</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>IL</td>
<td>96.53</td>
<td>3.8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L2 norm Div</td>
<td>43.29</td>
<td>0.015</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L2 norm Mul</td>
<td>220.62</td>
<td>8.69</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>OL</td>
<td>99.25</td>
<td>3.91</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Improvement</td>
<td>7.30×</td>
<td>36.12×</td>
</tr>
<tr>
<td>3D CMOS-RRAM architecture</td>
<td>0.371 W, 100MHz</td>
<td>1.026, 65 nm CMOS and RRAM</td>
<td>Sort</td>
<td>216.65</td>
<td>0.078</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Mul</td>
<td>22.43</td>
<td>0.293</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>IL</td>
<td>22.22</td>
<td>0.291</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L2 norm Div</td>
<td>43.29</td>
<td>0.015</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L2 norm Mul</td>
<td>50.79</td>
<td>0.67</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>OL</td>
<td>22.85</td>
<td>0.3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Improvement</td>
<td>14.94×</td>
<td>447.17×</td>
</tr>
</tbody>
</table>

*a 6 bit-width configuration is implemented for both CMOS and RRAM

IL is for input layer and OL is for output layer
CPU for inference. Moreover, 450.2×, 261.9× and 98.92× energy saving can be achieved comparing to x86 CPU, ARM CPU and GPU respectively.

- A 3D multi-layer CMOS-RRAM accelerator architecture for machine learning is presented. By utilizing an incremental least-squares-solver, the whole training process can be mapped to the 3D multi-layer CMOS-RRAM accelerator with significant speed-up and energy-efficiency improvement. Experiment results using the benchmark CIFAR-10 show that the proposed accelerator has 2.05× speed-up, 12.38× energy-saving and 1.28× area-saving compared to 3D-CMOS-ASIC hardware implementation; and 14.94× speed-up, 447.17× energy-saving and 164.38× area-saving compared to CPU software implementation. Compared to GPU implementation, our work shows 3.07× speed-up and 162.86× energy-saving.

The future work could be an ASIC implementation based on the least-squares-solver to have direct learning. A dedicated CMOS ASIC accelerator can perform low-power learning with reasonable cost comparing to 3D CMOS-RRAM accelerator. In addition, new algorithms using other non-backwards-propagation could be also very interesting. Evolutionary algorithms such as [4, 14] may become a new direction to train neural networks efficiently.

References


Chapter 4  
Tensor-Solver for Deep Neural Network

Abstract  This chapter introduces a tensorized formulation for compressing neural network during training. By reshaping neural network weight matrices into high dimensional tensors with low-rank decomposition, significant neural network compression can be achieved with maintained accuracy. A layer-wise training algorithm of tensorized multilayer neural network is further introduced by modified alternating least-squares (MALS) method. The proposed TNN algorithm can provide state-of-the-arts results on various benchmarks with significant neural network compression rate. The accuracy can be further improved by fine-tuning with backward propagation (BP). Significant compression rate can be achieved for MNIST dataset and CIFAR-10 dataset. In addition, a 3D multi-layer CMOS-RRAM accelerator architecture is proposed for energy-efficient and highly-parallel computation (Figures and illustrations may be reproduced from [29–31]).

Keywords  Tensorized neural network · Neural network compression · RRAM

4.1 Introduction

The trend of utilizing deeper neural network for machine learning has introduced a grand challenge of high-throughput yet energy-efficient hardware accelerators [19, 26]. For example, the deep neural network in [13] has billions of parameters that requires high computational complexity with large memory usage. Considering the hardware performance, the reduction of memory access is greatly preferred to improve energy efficiency. There is a large power consumption dominated by memory access for data driven applications. For example, under 45-nm CMOS technology, a 32-bit floating point addition consumes only 0.9-pJ whereas a 32-bit SRAM cache-access takes $5.56 \times$ more energy consumption; and a 32-bit DRAM memory access takes $711.11 \times$ more energy consumption [22]. Therefore, simplified neural network by compression is greatly needed for energy-efficient hardware applications.

From the computing algorithm perspective, there are many neural network compression algorithms proposed recently such as connection pruning, weight sharing and quantization [24, 32]. The work in [12] further used low-rank approximation...
directly to the weight matrix after training. However, the direct approximation of the neural network weight can simply reduce complexity but cannot maintain the accuracy, especially when simplification is performed to the neural network obtained after the training. In contrast, many recent works [23, 33, 44] have found that the accuracy can be maintained when certain constraints (binarization, sparsity, etc) are applied during the training.

From the supporting hardware perspective, the recent in-memory resistive random access memory (RRAM) devices [6, 30, 62, 64, 65] have shown great potential for an energy-efficient acceleration of multiplication on crossbar. It can be exploited as both storage and computational elements with minimized leakage power due to its non-volatility. Recent researches in [47, 70] show that the 3D heterogeneous integration can further support more parallelism with high I/O bandwidth in acceleration by stacking RRAM on CMOS using through-silicon-vias (TSVs). Therefore, in this chapter, we investigate tensorized neural network from two perspectives, which are summarized as:

- A layer-wise tensorized compression algorithm of multi-layer neural network is proposed [29]. By reshaping neural network weight matrices into high dimensional tensors with a low-rank tensor approximation during training, significant neural network compression can be achieved with maintained accuracy. A corresponding layer-wise training algorithm is further developed for multilayer neural network by modified alternating least-squares (MALS) method. The tensorized neural network (TNN) can provide state-of-the-art results on various benchmarks with significant compression during numerical experiments. For MNIST benchmark, TNN shows $64 \times$ compression rate without accuracy drop. For CIFAR-10 benchmark, TNN shows that compression of $21.57 \times$ for fully-connected layers with 2.2% accuracy drop.

- A 3D multi-layer CMOS-RRAM accelerator for highly-parallel yet energy-efficient machine learning is proposed in this chapter. A tensor-train based tensorization is developed to represent the dense weight matrix with significant compression. The neural network processing is mapped to a 3D architecture with high-bandwidth TSVs, where the first RRAM layer is to buffer input data; the second RRAM layer is to perform intensive matrix-vector multiplication using digitized RRAM; and the third CMOS layer is to coordinate the remaining control and computation. Simulation results using the benchmark MNIST show that the proposed accelerator has $1.283 \times$ speed-up, $4.276 \times$ energy-saving and $9.339 \times$ area-saving compared to 3D CMOS-ASIC implementation; and $6.37 \times$ speed-up and $2612 \times$ energy-saving compared to 2D CPU implementation.

The rest of this chapter is organized as follows. The shallow and deep tensorized neural networks are discussed in Sect. 4.2 with detailed layer-wise training method. The learning algorithm for TNN and the network interpretation are also elaborated. The detailed implementation on 3D CMOS-RRAM architecture is discussed in Sect. 4.3. Finally, Sect. 4.4 shows the detailed TNN performance on various benchmarks and application results on object recognition and human-action recognition with conclusion drawn in Sect. 4.5.
4.2 Algorithm Optimization

4.2.1 Preliminary

Tensors are natural multi-dimensional generation of matrices. Here, we refer to one-dimensional data as vectors, denoted as lowercase bold face letters \(v\). Two dimensional arrays are matrices, denoted as uppercase bold face letters \(V\) and higher dimensional arrays are tensors denoted as uppercase bold face calligraphic letters \(\mathcal{V}\). To refer to one specific element from a tensor, we use \(\mathcal{V}(i_1, i_2, \ldots, i_d)\), where \(d\) is the dimensionality of the tensor \(\mathcal{V}\) and \(i\) is the index vector. The relationship between tensors and matrices are shown in Fig. 4.1. A summary of notations and descriptions is shown in Table 4.1 for clarification.

For a large high dimensional tensor, it is not explicitly represented but represented as some low-parametric format. A canonical decomposition is one such low parametric data format. A canonical decomposition of \(d\)-dimensional \(n_1 \times n_2 \times \cdots \times n_d\) tensor \(\mathcal{V}\) is a decomposition of \(\mathcal{D}\) as a linear combination of a minimal number of rank-1 terms

\[
\mathcal{V}(i_1, i_2, \ldots, i_d) = \sum_{\alpha=1}^{r} U_1(i_1, \alpha)U_2(i_2, \alpha)\ldots U_d(i_d, \alpha)
\]  

(4.1)

where \(r\) is defined as the tensor \(\mathcal{D}\) rank and the matrices \(U_k = [U_k(i_k, \alpha)]\) are called canonical factors. This data format is very efficient for data storage. It requires only \(O(dnr)\) instead of \(O(n^d)\) to store \(\mathcal{V}\). However, there are a few drawbacks on this decomposition. The computation of the tensor rank \(r\) is proved to be an NP-hard problem [52]. Even the approximation of canonical decomposition with a fixed rank \(k\) can not guarantee to work well. Therefore, alternative representations such tucker decomposition and tensor-train decomposition are developed.

Tucker decomposition [9, 52] is a high-order singular value decomposition (SVD) and very stable. However, it is mainly designed for the 3-dimensional matrix and the

![Reshape to a 4-dimensional tensor](image)

**Fig. 4.1** Block matrices to a 4-dimensional tensors
Table 4.1 Symbol notations and detailed descriptions

<table>
<thead>
<tr>
<th>Notations</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \mathcal{V} \in \mathbb{R}^{n_1 \times n_2 \times \cdots \times n_d} )</td>
<td>( d )-dimensional tensor of size ( n_1 \times n_2 \cdots \times n_d )</td>
</tr>
<tr>
<td>( G_i \in \mathbb{R}^{r_{i-1} \times n_i \times r_i} )</td>
<td>Tensor cores of tensor-train data format</td>
</tr>
<tr>
<td>( W_1, W_2, \ldots, W_{d-1} )</td>
<td>Neural network weights of ( d ) layers</td>
</tr>
<tr>
<td>( B_1, B_2, \ldots, B_{d-1} )</td>
<td>Neural network bias of ( d ) layers</td>
</tr>
<tr>
<td>( H_1, H_2, \ldots, H_{d-1} )</td>
<td>Activation matrix of ( d ) layers</td>
</tr>
<tr>
<td>( T, Y )</td>
<td>Labels and neural network output</td>
</tr>
<tr>
<td>( U, S, V )</td>
<td>SVD decomposition matrices</td>
</tr>
<tr>
<td>( X )</td>
<td>Input features</td>
</tr>
<tr>
<td>( r_0, r_1, \ldots, r_d )</td>
<td>Rank of tensor cores</td>
</tr>
<tr>
<td>( i_1, i_2, \ldots, n_d )</td>
<td>Index vectors referring to tensor element</td>
</tr>
<tr>
<td>( n_1, n_2, \ldots, n_d )</td>
<td>Mode size of tensor ( \mathcal{V} \in \mathbb{R}^{n_1 \times n_2 \times \cdots \times n_d} )</td>
</tr>
<tr>
<td>( p(1/y), \ldots, p(m/y) )</td>
<td>Predicted probability on each class</td>
</tr>
<tr>
<td>( n_m )</td>
<td>Maximum mode size of ( n_1, n_2, \ldots, n_d )</td>
</tr>
<tr>
<td>( N_t )</td>
<td>Number of training samples</td>
</tr>
<tr>
<td>( N )</td>
<td>Number of input features</td>
</tr>
<tr>
<td>( M )</td>
<td>Number of classes</td>
</tr>
</tbody>
</table>

number of parameters is relatively large, \( O(dr + r^d) \). Therefore, this decomposition method is not considered for model compression.

A \( d \)-dimensional \( n_1 \times n_2 \times \cdots \times n_d \) tensor \( \mathcal{V} \) is decomposed into the tensor-train data format if tensor core \( G_k \) is defined as \( r_{k-1} \times n_k \times r_k \) and each element is defined [52] as

\[
\mathcal{V}(i_1, i_2, \ldots, i_d) = \sum_{\alpha_0, \alpha_1, \ldots, \alpha_d} G_1(\alpha_0, i_1, \alpha_1) G_2(\alpha_1, i_2, \alpha_2) \cdots G_d(\alpha_{d-1}, i_d, \alpha_d)
\]  

(4.2)

where \( \alpha_k \) is the index of summation, which starts from 1 and stops at rank \( r_k \). \( r_0 = r_d = 1 \) is for the boundary condition and \( n_1, n_2, \ldots, n_d \) are known as mode size. Here, \( r_k \) is the core rank and \( G \) is the core for this tensor decomposition. By using the notation of \( G_k(i_k) \in \mathbb{R}^{r_{k-1} \times r_k} \), we can rewrite the above equation in a more compact way.

\[
\mathcal{V}(i_1, i_2, \ldots, i_d) = G_1(i_1)G_2(i_2) \cdots G_d(i_d)
\]  

(4.3)

where \( G_k(i_k) \in \mathbb{R}^{r_{k-1} \times r_k} \) is a slice from the 3-dimensional matrix \( G_k \). Figure 4.2 shows the general idea of tensorized neural network. A two-dimensional weight is folded into a three-dimensional tensor and then decomposes into tensor cores \( G_1, G_2, \ldots, G_d \). These tensor cores are relatively small 3-dimensional matrices due to small value of rank \( r \), resulting a high neural network compression rate.
4.2 Algorithm Optimization

Fig. 4.2 Neural network weight tensorization and represented by the tensor-train data format for parameter compression (from $n^d$ to $dnr^2$)

Such representation is memory efficient to store high dimensional data. For example, a $d$-dimensional tensor requires $n_1 \times n_2 \times \cdots \times n_d = n^d$ parameters. However, if it is represented using the tensor-train format, it takes only $\sum_{k=1}^{d} n_k r_{k-1} r_k$ parameters. So if we manage to reduce the rank of each core, we can efficiently represent data with high compression rate and store them distributively.

In this section, we will discuss a tensor-train formatted neural network during the training, which can achieve high compression rate yet with maintained accuracy. Based on the tensor-train data format, we develop a shallow tensorized neural network (TNN). Furthermore, a stacked auto-encoder based deep TNN is developed to tackle more complicated tasks and achieve high compression rate.

4.2.2 Shallow Tensorized Neural Network

We first start with a single hidden layer feed forward neural network [21] and later extend to multi-layer neural network [4, 21, 57]. We refer to one hidden layer neural network as shallow neural networks and more hidden layers as deep neural networks. Furthermore, we define a tensorized neural network (TNN) if the weight of the neural network can be represented in the tensor-train data format. For example, a two-dimensional weight $W \in \mathbb{R}^{L \times N}$ can be reshaped to a $k_1 + k_2$ dimensional tensor by factorizing $L = \prod_{d=1}^{k_1} l_d$ and $N = \prod_{d=1}^{k_2} n_d$ and such tensor can be further decomposed into the tensor-train data format.

As shown in Fig. 4.3, we can train a single hidden layer neural network based on data features $X$ and training labels $T$ with $N_t$ number of training samples, $N$ dimensional input features and $M$ classes. During the training, one needs to minimize the error function with determined weights $W$ and bias $B$:

$$E = ||T - f(W, B, X)||_2$$ (4.4)

where $f(\cdot)$ is the trained model to perform the predictions from input.
Here, we discuss one general machine learning algorithm using least-squares learning without tensor-train based weights, which is mainly inspired from [28]. Then we show how to train a tensorized neural network. We firstly build the relationship between hidden neural nodes and input features as

$$\text{pre}H = XW_1 + B_1, \quad H_1 = \frac{1}{1 + e^{-\text{pre}H}}$$ (4.5)

where $W_1 \in \mathbb{R}^{N \times L}$ and $B_1 \in \mathbb{R}^{N_t \times L}$ are randomly generated input weight and bias formed by $w_{ij}$ and $b_{ij}$ between $[-1, 1]$. The training process is designed to find $W_2$ such that we can minimize:

$$\arg \min_{W_2} ||H_1 W_2 - T||_2 + \lambda ||W_2||_2$$ (4.6)

where $H_1$ is the hidden-layer output matrix generated from the Sigmoid function for activation; and $\lambda$ is a user defined parameter that biases the training error and output weights. The output weight $W_2$ is computed based on least-squares problem [55]:

$$W_2 = (H_1^T H_1 + \lambda I)^{-1} H_1^T T$$ (4.7)

The benefits of minimizing the norm of weight $W_2$ can be summarized as follows. Firstly, the additional constraint of minimizing the norm guarantees that we can find a solution for the optimization problem. If $H_1^T H_1$ is close to singular, the new added $\lambda I$ guarantee that $H_1^T H_1 + \lambda I$ is invertible. Secondly, it prevents overfitting and improves generality. Minimizing the norm of weight matrix $W_2$ will help generate a more stable model. For example, if the value of some coefficients are very large, a small noise may significant change the predicted result, which is not desirable. We can also convert it into a standard least-squares solution:

$$W_2 = (\tilde{H}_1^T \tilde{H}_1)^{-1} \tilde{H}_1^T \tilde{T}, \quad \tilde{H}_1 \in \mathbb{R}^{N_t \times L}$$ (4.8)

where $\tilde{H}_1 = \left( \frac{H_1}{\sqrt{\lambda I}} \right)$, $\tilde{T} = \left( T \vline 0 \right)$
where $\tilde{T} \in \mathbb{R}^{(N_t+L) \times M}$ and $M$ is the number of classes. $I \in \mathbb{R}^{L \times L}$ and $\tilde{H}_1 \in \mathbb{R}^{(N_t+L) \times L}$. Then neural network output will be

$$Y = f(W, B, X_t)$$

$$p(i / y_i) \approx y_i, \ y_i \in Y$$ (4.9)

where $X_t$ is the inference data and $i$ represents class index $i \in [1, \ M]$. We approximate the prediction probability for each class by the output of neural network.

For TNN, we need to tensorize input weight $W_1$ and output weight $W_2$. Since the input weight $W_1$ is randomly generated, we can also randomly generate tensor core $G_i$ then create tensorized input weight $\mathcal{W}_1$ based on (4.3). For output weight $W_2$, it requires to solve a least-squares problem in the tensor-train data format. This is solved using the modified alternating least squares method and will be discussed in Sect. 4.2.4.

After tensorization, the neural network processing is a direct application of tensor-train-matrix-by-vector operations. Tensorized weights $\mathcal{W}_1 \in \mathbb{R}^{n_1 \times n_2 \times \cdots \times n_d}$ is equivalent to $W_1 \in \mathbb{R}^{N \times L}$, where $n_k$ and $l_k$ following $N = \prod_{k=1}^{d} n_k$ and $L = \prod_{k=1}^{d} l_k$. The neural network forward pass computation in the tensor-train data format is

$$\mathcal{H}_l(i) = \sum_{j_1, j_2, \ldots, j_d} \mathcal{H}(j) G_1[i_1, j_1] G_2[i_2, j_2] \cdots G_d[i_d, j_d] + B_1(i)$$ (4.10)

where $i = i_1, i_2, \ldots, i_d$, $i_k \in [1, n_k]$, $j = j_1, j_2, \ldots, j_d$, $j_k \in [1, l_k]$ and $G[i_d, j_d] \in \mathbb{R}^{r \times r}$ is a slice of tensor cores. This is $d$ times summation with summation index $j_k$ increased from 1 to $l_k$. We use a pair $[i_k, j_k]$ to refer to the index of the mode $n_k l_k$. This tensor-train-matrix-by-vector multiplication complexity is $O(dr^2 n_m \ max(N, L))$, where $r$ is the maximum rank of cores $G_i$ and $n_m$ is the maximum mode size of tensor $\mathcal{W}_1$. This can be illustrated in Fig. 4.2, where a two-dimensional weight is folded into a three-dimensional tensor and then decomposed into tensor cores $G_1, G_2, \ldots, G_d$. The pair $[i_k, j_k]$ refers to a slice of the tensor core $G_k$. This can be very efficient if the rank $r$ is very small compared to general matrix-vector multiplication. It is also favorable for distributed computation since each core is small and matrix multiplication is associative.

Algorithm 3 summarizes the whole training process of a single hidden layer tensorized neural network, which also provides the extension to deep neural network. Step 1 determines the mode size of the $d$-dimensional tensor $\mathcal{W}_1$. Then based on the mode size of each dimension, weight tensor cores are randomly generated. Tensor-train-matrix-by-matrix multiplication and modified-alternating-least-squares method are performed to find the output weight $\mathcal{W}_2$. Please note that tensor $\mathcal{W}_2$ can be further compressed by left-to-right sweep using truncated singular value decomposition (SVD) method. More details will be discussed in Sect. 4.2.3.
Algorithm 3 Single hidden layer training of TNN using modified alternating least-squares method

**Input:** Input Set \((X \in \mathbb{R}^{Nt \times N}, T \in \mathbb{R}^{Nt \times M})\), \(X\) is the input data and \(T\) is the desired output (labels, etc) depending on the layer architecture, activation function \(G(a_i, b_i, x_j)\), Number of hidden neural nodes \(L\) and accepted training accuracy \(Acc\).

**Output:** Neural Network output weight \(\mathcal{W}_2\)

1: Tensorization: Factorize \(N = \prod_{k=1}^{d} n_k\) and \(L = \prod_{k=1}^{d} l_k\) where \(N\) and \(L\) are dimensions of the input weight \(W_1 \in \mathbb{R}^{N \times L}\). The tensorized input weight \(\mathcal{W}_1 \in \mathbb{R}^{n_1 l_1 \times n_2 l_2 \times \ldots \times n_d l_d}\).

2: As (4.2) indicates, we need generate \(d\) cores \(G_1, G_2, \ldots, G_d\), where each core follows \(G_i \in \mathbb{R}^{r_{i-1} \times n_i l_i \times r_i}\). Please note that since we prefer random input weights, \(G_i\) is randomly generated with small rank \(r_{i-1}\) and \(r_i\).

3: Perform Tensor-train-matrix-by-matrix \(preH = XW_1 + B_1\)

4: Activation function \(H_1 = 1/(1 + e^{-preH})\).

5: Calculate the output weight \(\mathcal{W}_2\) by modified-alternating-least-squares (MALS), which is equivalent to for matrix calculation \(W_2 = (H_1^T \times H_1)^{-1} \times H_1^T T\)

6: Calculate the training accuracy \(Acc\). If it is less than required, increase \(L\) and repeat from step 1.

7: END Training

---

**Fig. 4.4** a Deep neural network. b Layer-wise training process for deep neural network

### 4.2.3 Deep Tensorized Neural Network

In the conventional training method, the weight in the multi-layer neural network is randomly initialized. The layer-by-layer training is to initialize the weights of the multi-layer deep neural network using the auto-encoder method. To build a multi-layer neural network as shown in Fig. 4.4a, we propose a layer-wise training process based on stack auto-encoder. An auto-encoder layer is to set the single layer output \(T\) the same as input \(X\) and find an optimal weight to represent itself [4, 35, 40]. By stacking auto-encoder layers on the final decision layer, we can build the multi-layer neural network. Therefore, Algorithm 3 can also be viewed as unsupervised layer-wise learning based on auto-encoder by changing the desired output \(T\) into input features \(X\).
Our proposed TNN applies layer-by-layer learning as shown in Fig. 4.4b. The learning process is the minimization of

$$\arg \min_{W_l} \| f( f( H_l W'_l + B'_l ) W_l + B_l ) - H_l \|_2$$

(4.11)

where $W_l$ is the auto-decoder learned weights and will be passed to the multi-layer neural network on layer $L$. $W'_l$ and $B'_l$ are the random generated input weights and bias respectively for such auto-encoder. $f(\cdot)$ is the activation function. The rest layers are initialized in the same fashion by the auto-encoder based learning process. Algorithm 4 summarizes the whole training process of multi-layer tensorized neural network. The auto-encoder is to reconstruct the noisy input with certain constraints and the desired output is set to input itself as shown in Fig. 4.4b. Therefore, the first training process is to perform auto-encoder layer-by-layer. Then the last layer is performed by modified-alternating-least-squares (MALS) method as shown in Algorithm 3. The optimization process of MALS will be discussed later in Sect. 4.2.4.

**Algorithm 4** Stacked auto-encoder based layer-wise training of multi-layer TNN

**Input:** Input Set $(X, T)$, $X$ is the input data and $T$ is label matrix, $NL$ number of layers, activation function $G(a_i, b_j, x)$, maximum number of hidden neural nodes $L$ and accepted training accuracy $Acc$.

**Output:** Neural Network output weight $\beta$

1: While $l < NL - 1$
2: Prepare auto-encoder training set $H_{nl}$, $L$, $Acc$, where $H_l = X$ for the first layer.
3: Perform least-squares optimization on layer $l$ $\arg \min_{W_l} \| f( f( H_l W'_l + B'_l ) W_l + B_l ) - H_l \|_2$
4: Calculate next layer output $H_{l+1} = f( H_l, W_l, B_l )$
5: END While
6: For the final layer, prepare the feed forward intermediate results $H_{NL-1}$, and label $T$.
7: Perform Algorithm 3 training process for the final layer weight $W_{NL-1}$
8: If the training accuracy is less than required $Acc$, perform BP based on (4.13)
9: END Training

Convolutional neural network (CNN) is widely applied for image recognitions. The process of convolving a signal can be mathematically defined as

$$Y_{i''j''d''} = \sum_{i'=1}^{H'} \sum_{j'=1}^{W'} \sum_{d'=1}^{D} F_{i'j'd'} \times \mathcal{F}_{i''j''d''}$$

(4.12)

where $\mathcal{F} \in \mathbb{R}^{H \times W \times D}$ is the input, $F \in \mathbb{R}^{H' \times W' \times D \times D'}$ is the filter and $Y \in \mathbb{R}^{H'' \times W'' \times D''}$ is the output from this convolution layer. $H$, $W$ and $D$ are input data height, width and channels respectively whereas $H'$, $W'$ and $D'$ represent kernels specification accordingly. A bias term $B$ can be added to (4.12) but we omit this for clearer presentation. A fully-connected layer is a special case of convolution operation and it is defined when the output map has dimensions $W'' = H'' = 1$.

---

1 Stride is assumed 1 and there is no padding on the input data.
tensorized CNN, we will treat CNN as feature extractor and use TNN to replace the fully-connected layer to compress the neural network since the parameters from fully-connected layers consume significant large potions of parameters. For example, a VGG-16 net [56] has 89.36% (123.64M/148.36M) parameters using in the 3 fully-connected layers. As shown in Fig. 4.5, repeated blocks of convolutional layer, pooling layer and activation layer are added on the top. We regard this as CNN feature extractor. Then these features are used in TNN as input features with labels for further training. Finally, the whole network can be fine-tuned with backward propagation (BP).

In this section, we will firstly discuss the layer-wise training process of TNN using the modified alternating least squares method. Then, a backward propagation based fine-tuning is elaborated. To achieve a higher compression rate, a non-uniform quantization on tensor cores is proposed. Finally, the TNN network interpretation is discussed, which greatly fits in the current deep learning framework.

**4.2.4 Layer-wise Training of TNN**

Layer-wise training of TNN requires to solve a least-squares problem in the tensor-train data format. For the output weight $W_2$ in (4.6), direct tensorization of $W_2$ is similar to high-order SVD and performance degradation is significant with relative small compression rate. Instead, we propose a tensor-train based least-squares training method using modified alternating least squares algorithm (also known as density matrix renormalization group in quantum dynamics) [27, 53]. The modified alternating least squares is to find optimal tensor cores by performing least-squares optimization of one tensor cores and fixing the rest tensor cores. For example, when we optimize $G_1$, we will fix $G_2, G_3, \ldots, G_N$ and perform the least squares optimization. The modified alternating least squares (MALS) for minimization of $||H_1 W_2 - T||_2$ is working as follows.
1. **Initialization**: Randomly initialized cores $G$ and set $W_2 = G_1 \times G_2 \times \cdots \times G_d$

2. **Sweep of Cores**: core $G_k$ is optimized with other cores fixed. Left-to-right sweep from $k = 1$ to $k = d$

3. **Supercore generated**: Create supercore $X(k, k + 1) = G_k \times G_{k+1}$ and find it by minimizing least-squares problem $||H_1 \times Q_{k-1} \times X_{k,k+1} \times R_{k+2} - T||_2$, reshape $Q_{k-1} = \prod_{i=1}^{k-1} G_i$ and $R_{k+2} = \prod_{i=k+2}^{d} G_i$ to fit matrix-matrix multiplication

4. **Split supercore**: SVD $X(k, k + 1) = U S V^T$, let $G_k = U$ and $G_{k+1} = S V^T \times G_{k+1}$. $G_k$ is determined and $G_{k+1}$ is updated. Truncated SVD can also be performed by removing smaller singular values to reduce ranks.

5. **Sweep Termination**: Terminate if maximum sweep times reached or error is smaller than required.

The low rank initialization is very important to have smaller rank $r$ for each core. Each supercore generation is the process of solving least-squares problems. The complexity of least-squares for $X$ are $O(n_m R r_3 + n_m^2 R^2 r_2)$ [53] and the SVD compression requires $O(n_m r_3)$, where $R$, $r$ and $n_m$ are the rank of activation matrix $H_1$, the maximum rank of core $G$ and maximum mode size of $W_2$ respectively. By using truncated SVD, we can adaptively reduce the rank of each core to reduce the computation complexity.

Figure 4.6 gives an example of MALS sweeping algorithms on diagrammatic notation of tensors.\(^2\) Firstly, we perform a random guess of tensor cores $G$, which is represented by a node with edges. The edge represents the dimension of tensor cores. So the most left one and right one have two edges and the rest have thee edges. This is exactly the same as tensor core definition $G \in \mathbb{R}^{r_{k-1} \times n_k \times r_k}$ with boundary condition $r_0 = r_d = 1$ as discussed in Sect. 4.2.1. Then, adjacent cores merges together to form a supercore. Such supercore is optimized by standard least-squares optimization. After that, the supercore is spited into two cores by truncated SVD, where small singular values are removed. Finally, the sweep will continue from left to right and then sweep back until the algorithm meets the maximum sweeping times or satisfies the minimum error requirement.

### 4.2.5 Fine-tuning of TNN

End-to-end learning of TNN is desirable to further improve the accuracy of the layer-wise learned network. Backward propagation (BP) is widely used to train deep neural network. For TNN, the gradient of tensor layer can be computed as

$$\frac{\partial E}{\partial G_k} = \sum_i \frac{\partial E}{\partial \mathcal{H}(i)} \frac{\partial \mathcal{H}(i)}{\partial G_k} \quad (4.13)$$

---

\(^2\)Diagrammatic notation of tensors is detailed in [27].
where $E$ is the loss function and $H(i)$ has the same definition as (4.10). The computation complexity is very high ($O(d^4r^2m \max(M, N))$), which increases the training time and limits the number of epochs. Therefore, it is necessary to have a good initialization by our proposed layer-wise learning method to reduce the number of epochs required for BP.

### 4.2.6 Quantization of TNN

To achieve high compression rate without accuracy loss, we further show how to use less bit-width to represent weights in the tensor-train data format. Instead of performing quantization on weight $W$, we propose a non-uniform quantization on
4.2 Algorithm Optimization

Let $X$ represent the vectorized tensor-train cores $G$ and $\hat{X}$ be the representative levels. Given a probability density function (pdf) $f_X(x)$, our objective is to find

$$\min_{\hat{X}} MSE = E[(X - \hat{X})^2]$$  \hspace{1cm} (4.14)

where $\hat{X}$ are the quantized representative levels. This can be solved by iterative optimization for quantizer design. Firstly, we can have a random guess of representative levels $\hat{x}_q$. Then we can calculate the decision thresholds as $t_q = (\hat{x}_q + \hat{x}_{q-1})/2$, where $q = 1, 2, 3, \ldots, M_q - 1$. $M_q$ represents the number of levels. The new representative values can be calculated as

$$\hat{x}_q = \int_{t_q}^{t_{q+1}} x f_X(x) dx \int_{t_q}^{t_{q+1}} f_X(x) dx$$  \hspace{1cm} (4.15)

We can iteratively calculate the decision thresholds and also the new representative values until convergence is reached for the optimal quantizer. Note that we can estimate the pdf $f_X(x)$ by sampling tensor core weight values. Detailed results will be shown in the experiments.

4.2.7 Network Interpretation of TNN

The tensor-train based neural network can be greatly fit into the multilayer neural network framework. We will explain this from both deep features perspective and stacked auto-encoders perspective. By representing weights in tensor-train data format, we actually approximate deep neural network architecture in a compressed method. Obviously, the tensor cores are not unique and can be orthogonalized by left-to-right sweep or right-to-left sweep. This sweep is achieved by performing singular vector decomposition (SVD) to tensor cores:

$$G = USV^T$$  \hspace{1cm} (4.16)

where $U$ and $V$ are orthogonal and $S$ are the singular values matrix. So for left-to-right sweep, we can keep $U$ and merge $SV^T$ to the next core. This process can be explained as

$$W(i_1, i_2, \ldots, i_d) = G_1(i_1)G_2(i_2)\ldots G_d(i_d)$$
$$U_1S_1V_1^TG_2(i_2)\ldots G_d(i_d)$$
$$U_1U_1U_2\ldots U_{d-1}C$$  \hspace{1cm} (4.17)

where $U_1, U_2, \ldots$ are orthogonal cores by SVD operations and $C$ is the final core for this weights. For such neural network weight $W$, it means the input features have performed orthogonal transformations using $U_1, U_2 \ldots$ and then by multiplying $C$,
the feature space will be projected to a large or smaller space. If we view each orthogonal transformation $U$ as one layer of neural network without activation function, the tensor-train based weights indeed represent many weights of a deep neural network architecture. The MALPS process are equivalently to backward propagation except it is one-step weight updates\(^3\) and each sweep works as epoch in backward propagation learning algorithms.

From the stacked auto-encoder perspective, the optimization problem for the $L$th layer is

$$\arg\min_{W_L} = ||f(H_L W_L') W_L - H_L||_2$$ (4.18)

where $W_L'$ is randomly generated and $f(\cdot)$ is the activation function. $W_L$ is the auto-encoder computed weight to initialize the $L$th layer weight of the multi-layer neural network. If the activation function is removed, the final training objective after auto-encoder can be represented as

$$\begin{align*}
\arg\min_{W_1, \ldots, W_L} &= ||W_1 W_2, \ldots, W_L W_f X - T||_2 \quad (4.19a) \\
\arg\min_{\mathcal{W}} &= ||\mathcal{W} W_f X - T||_2 \quad (4.19b)
\end{align*}$$

where $W_f$ represents final decision layer, which is not determined from auto-encoder. Equation (4.19a) is equivalent to find a tensor $\mathcal{W}$ with tensor-train decomposition cores $W_1, W_2, \ldots, W_L$ as shown in (4.19b). Under such interpretation, we expect similar behavior of tensorized neural network as stacked auto-encoder based neural networks.

### 4.3 Hardware Implementation

In this section, the 3D hardware platform is proposed based on the non-volatile RRAM-crossbar devices with the design flow for TNN mapping on the proposed architecture. The RRAM-crossbar device is already introduced in Sect. 3.3.2.

#### 4.3.1 3D Multi-layer CMOS-RRAM Architecture

**3D-Integration:** Recent works [58, 63] show that the 3D integration supports heterogeneous stacking because different types of components can be fabricated separately with different technologies and then layers can be stacked into 3D structure. Therefore, stacking non-volatile memories on top of microprocessors enables cost-effective heterogeneous integration. Furthermore, works in [8, 42, 54] also show the feasibility to stack RRAM on CMOS to achieve smaller area and lower energy consumption.

\(^3\)Provided the loss function is euclidean distance.
4.3 Hardware Implementation

3D-stacked Modeling: In this proposed accelerator, we adopt the face-to-back bonding with TSV connections. TSVs can be placed vertically on the whole layer as shown in Fig. 4.7. The granularity at which TSV can be placed is modeled based on CACTI-3DD using the fine-grained strategy [5], which will automatically partition the memory array to utilize TSV bandwidth. Although this strategy requires a large number of TSV, it provides higher bandwidth, better access latency and smaller power, which is greatly needed to perform highly-parallel tensor based computation. We use this model to evaluate our proposed architecture and will show the bandwidth improvement in Sect. 4.4.3.2.

Architecture: In this section, we propose a 3D multi-layer CMOS-RRAM accelerator with three layers as shown in Fig. 4.7. This accelerator is composed of a two-layer RRAM-crossbar and a one-layer CMOS circuit. More specifically, they are designed as follows.

- Layer 1 of RRAM-crossbar is implemented as a buffer to temporarily store input data and neural network model weights as shown in Fig. 4.7a. The tensor cores are 3-dimensional matrices and each slice is a 2-dimensional matrix stored distributively in a H-tree like fashion on the layer 1 as described in Fig. 4.7b. They can be accessed through TSV as the input of the RRAM-Crossbar or used to configure the RRAM crossbar resistance for Layer 2.
- Layer 2 of RRAM-crossbar performs logic operations such as matrix-vector multiplication and also vector addition. As shown in Fig. 4.7b, layer 2 collect tensor cores from layer 1 through TSV communication to perform parallel matrix-vector multiplication. The RRAM data is directly sent through TSV. The word line takes the input (in this case, tensor core 3) and the multiplicand (in this case, tensor core 4) is stored as the conductance of the RRAM. The output will be collected from the bit lines as shown in Fig. 4.7b.
- Layer 3 is designed to perform the overall synchronization of the tensorized neural network. It will generate the correct tensor core index as described in (4.10) to initiate tensor-train matrix multiplication. In addition, the CMOS layer will also perform the non-linear mapping.

Fig. 4.7  a Proposed 3D multi-layer CMOS-RRAM accelerator. b RRAM memory and highly parallel RRAM based computation engine. c TSV communication. d Memristor crossbar
Note that buffers are designed to separate resistive networks between layer 1 and layer 2. The last layer of CMOS contains read-out circuits for RRAM-crossbar and performs logic control for neural network synchronization.

**Mapping flow:** Figure 4.8 shows the working flow for the tensor-train based neural network mapping on the proposed architecture. Firstly, the algorithm optimization targeting for the specific application is performed. The neural network compression is performed through layer-wise training process. Then, the design space between compression rate, bit-width and accuracy is explored to determine the optimal neural network configuration (such as number of layers and activation function). Secondly, the architecture level optimization is performed. The RRAM storage on Layer 1 and the computing elements on Layer 2 are designed to minimize the read access latency and power consumption. Furthermore, the CMOS logic is designed based on finite state machine for neural network synchronization. Finally, the whole system is evaluated based on the RRAM SPICE model, CMOS RTL Verilog model and 3D-integration model to determine the system performance.

### 4.3.2 TNN Accelerator Design on 3D CMOS-RRAM Architecture

In this section, we further discuss how to utilize the proposed 3D multi-layer CMOS-RRAM architecture to design the TNN accelerator. We first discuss the CMOS layer design, which performs the high level control of TNN computation. Then a highly-parallel RRAM based accelerator is introduced with the TNN architecture and dot-product engine.
4.3.2.1 CMOS Layer Accelerator

To fully map TNN on the proposed 3D multi-layer CMOS-RRAM accelerator, the CMOS logic is designed mainly for logic control and synchronization using top-level state machine. It prepares the input data for computing cores, monitors the states of RRAM logic computation and determines the computation layer of neural network. Figure 4.3 shows the detailed mapping of the tensorized neural network (TNN) on the proposed 3D multi-layer CMOS-RRAM accelerator. This is a folded architecture by utilizing the sequential operation of each layer on the neural network.

The inference data will be collected from RRAM memory through TSV and then sent into vector core to perform vector-matrix multiplication through highly parallel processing elements in the RRAM layer. The RRAM layer has many distributed RRAM-crossbar structures to perform multiplication in parallel. Then the computed output from RRAM will be transferred to scalar score to perform accumulations. The scaler core can perform addition, subtraction and comparisons. Then the output from the scalar core will be sent to the sigmoid function model for activation matrix in a pipelined fashion, which performs the computation of (4.5). The activation matrix $H$ will be used for the next layer computation. As a result, the whole TNN inference process can be mapped to the proposed 3D multi-layer CMOS-RRAM accelerator.

In addition, to support TNN on RRAM computation, a dedicated index look-up table is formed. Since the weight matrix is actually folded into a high dimensional tensor as shown in Fig. 4.1, a correct index selection function called bijective function is designed. The bijective function for weight matrix index is also performed by the CMOS layer. Based on the top state diagram, it will choose the correct slice of tensor core $G_i[i, j]$ by determining the $i, j$ index. Then the correct RRAM-crossbar area will be activated to perform vector-matrix multiplication.

4.3.2.2 RRAM Layer Accelerator

In the RRAM layer, we design the RRAM layer accelerator for highly-parallel computation using single instruction multiple data (SIMD) method to support data parallelism. The discussion of RRAM-crossbar is already introduced in Sect. 3.3.3.

**Highly-parallel TNN Accelerator on the RRAM Layer**: The TNN accelerator is designed to support highly parallel tensor-train-matrix-by-vector multiplication by utilizing the associative principle of matrix product. According to (4.10), $X(i)$ needs to be multiplied by $d$ matrices unlike the general neural network. As a result, if traditional matrix-vector multiplication in serial is applied, data needs to be stored in the RRAM array for $d$ times, which is time-consuming. Since the size of tensor cores in the TNN is much smaller than the weights in the general neural network, multiple matrix-vector multiplication engines can be placed in the RRAM logic layer. When then input data is loaded, the index of $G_i$ can be known. For example, we need compute $X(j)G_1[i_1, j_1]G_2[i_2, j_1]G_3[i_3, j_1]G_i[i_4, j_1]$ given $d = 4$ for the summation in (4.10). $G_1[i_1, j_1]G_2[i_2, j_1]$ and $G_3[i_3, j_1]G_i[i_4, j_1]$ in (4.10) can be pre-computed in a parallel fashion before the input data $X(i)$ is loaded.
As shown in Fig. 4.10, the tensor cores (TC1-6) are stored in the RRAM logic layer. When the input data $X(j)$ comes, the index of each tensor core is loaded by the logic layer controllers first. The controller will write the corresponding data from the tensor cores to RRAM cells. As a result, the matrix-vector multiplication of $G_i$
4.3 Hardware Implementation

Input data $X(j)$

Core index

Logic layer controller

Pre-store in RRAM logic layer

Load input data $X(j)$ from external memory

Parallel matrix multiplication

TC1

High-dimension tensor cores $G$

TC2

TC3

TC4

TC5

TC6

Fig. 4.10 RRAM based TNN accelerator for highly parallel computation on tensor cores

can be performed in parallel to calculate the intermediate matrices while $X(i)$ is in the loading process. After all the intermediate matrices are obtained, they can be multiplied by $X(i)$ so that the operations in RRAM logic layer can be efficient.

**Highly-parallel Dot-product Engine on the RRAM Layer:** We further develop the digitalized RRAM based dot-product engine on the RRAM layer. The tensor-train-matrix-by-vector operation can be efficiently accelerated by the fast dot-product engine on the RRAM layer, as shown in Fig. 4.10. By taking correct index of cores, each operation can be divided into a vector-vector dot product operation. Here, we design the dot-product engine based on [49]. We use the output matrix $Y$, input matrices $X$ and $\Phi$ for better understanding. The overall equation is $Y = X \Phi$ with $Y \in \mathbb{R}^{M \times m}$, $X \in \mathbb{R}^{M \times N}$ and $\Phi \in \mathbb{R}^{N \times m}$. For every element in $Y$, it follows

$$y_{ij} = \sum_{k=1}^{N} x_{ik} \varphi_{kj}, \quad (4.20)$$

where $x$ and $\varphi$ are the elements in $X$ and $\Phi$ respectively. The basic idea of the implementation is to split the matrix-vector multiplication to multiple inner-product operations of two vectors. Such multiplication can be expressed in binary multiplication by adopting fixed point representation of $x_{ik}$ and $\varphi_{kj}$:

$$y_{ij} = \sum_{k=1}^{N} \left( \sum_{e=0}^{E-1} B_{ehk} 2^e \right) \left( \sum_{g=0}^{G-1} B_{gh} 2^g \right), \quad (4.21)$$

$$= \sum_{e=0}^{E-1} \sum_{g=0}^{G-1} \left( \sum_{k=1}^{N} B_{ehk} B_{gh} 2^{e+g} \right) = \sum_{e=0}^{E-1} \sum_{g=0}^{G-1} s_{eg} 2^{e+g}$$
Fig. 4.11  a RRAM based dot-product engine b an example of dot-product overall flow c tree-based parallel tensor cores multiplication

where \( s_{eg} \) is the accelerated result from RRAM-crossbar. \( B^{hik} \) is the binary bit of \( h_{ik} \) with \( E \) bit-width and \( B^{gkj} \) is the binary bit of \( \gamma_{kj} \) with \( G \) bit-width. As mentioned above, bit-width \( E \) and \( G \) are decided during the algorithm level optimization. The matrix-vector multiplication based on (4.21) can be summarized in four steps on the RRAM layer.

**Step 1: Index Bijection:** Select the correct slice of tensor cores \( G_d[i_d, j_d] \in \mathbb{R}^{r_d \times r_d+1} \), where a pair of \( [i_d, j_d] \) determines a slice from \( G_d \in \mathbb{R}^{r_d \times r_d \times r_d+1} \). In our current example, we use \( X \in \mathbb{R}^{M \times N} \) and \( \Phi \in \mathbb{R}^{N \times m} \) to represent two selected slices from cores \( G_1 \) and \( G_2 \).

**Step 2: Parallel Digitization:** The matrix multiplication \( X \times \Phi \) requires \( Mm \) times \( N \)-length vector dot product multiplication. Therefore, an \( N \times N \) RRAM-crossbar is required. For clarity, we explain this steps as two sub-steps but they are implemented on the same RRAM-crossbar.

1. **Binary Dot-Product Process:** Each inner-product is produced by the RRAM-crossbar as shown in Fig. 4.11a. \( B^{hik}_e \) is set as the crossbar input and \( B^{gkj}_g \) is written in RRAM cells. The multiplication process on RRAM follows (3.20).
2. **Digitalizing:** In the \( N \times N \) RRAM-crossbar, resistance of RRAMs in each column are the same, but \( V_{th} \) among columns are different. As a result, the output of each column is calculated based on ladder-like threshold voltages \( V_{th,j} \) for parallel digitalizing.

If the inner-product result is \( s \), the output of step 2 is like \((1 \ldots 1, 0 \ldots 0)\), where \( O_{1,s} = 1 \) and \( O_{1,s+1} = 0 \). Figure 4.11b gives an example of the digitalized output.

**Step 3: XOR:** It is to identify the index of \( s \) with the operation \( O_{1,s} \oplus O_{1,s+1} \). Note that \( O_{1,s} \oplus O_{1,s+1} = 1 \) only when \( O_{1,j} = 1 \) and \( O_{1,j+1} = 0 \) from Step 2. The mapping of RRAM-crossbar input and resistance is also shown in Fig. 4.10c, and threshold voltage configuration is \( V_{th,j} = \frac{V_r R_s}{2R_{on}} \). Therefore, the index of \( s \) is identified by XOR operation.
4.3 Hardware Implementation

**Step 4: Encoding**: the fourth step produces \( s \) in the binary format as an encoder with the thresholds from Step 3. The input from the third step produces \((0 \ldots 1, 0 \ldots 0)\) like result where only the \( s \)th input is 1. As a result, only the \( s \)th row is read out and no current merge occurs in this step. The corresponding binary format \( \text{binary}(s) \) is an intermediate result and stored in the \( s \)th row. The encoding step needs an \( N \times n \) RRAM-crossbar to generate \( \text{binary}(s) \), where \( n = \lceil \log_2 N \rceil \) is the number of bits in order to represent 1 to \( N \) in the binary format.

By applying these four steps, we can map different tensor cores on RRAM-crossbars to perform the matrix-vector multiplication in parallel. Compared to the state-of-the-arts realizations, this approach can perform the matrix-vector multiplication faster and more energy-efficient.

4.4 Experiment Results

4.4.1 TNN Performance Evaluation and Analysis

In this section, we will firstly show our experiment setup and various datasets used for performance evaluation. The performance of shallow TNN is discussed with accuracy and compression. After that, a stacked auto-encoder based deep TNN is elaborated. Then, a fine-tuned TNN with tensor core quantization is presented to compare with the state-of-the-art results. Finally, a 3D multi-layer CMOS-RRAM based hardware implementation for TNN is discussed and compared to other computing platforms.

4.4.1.1 Experiment Setup

The neural network design is performed on Matlab using Tensor-train toolbox [50, 53] and Matcovnet [59]. All the experiments are performed on the Dell server with 3.47 GHz Xeon Cores and 48G RAM. Two GPU (Quadro 5000) are also used to accelerate the backward propagation (BP) training process of tensor-train layers [50]. We analyze shallow TNN and deep TNN on UCI dataset [43] and MNIST [38] dataset. To evaluate the model compression, we compare our shallow TNN with SVD based node pruned method [67] and general neural network [28]. We also compare auto-encoder based deep TNN with various other works [10, 15, 25, 50]. The details of each dataset are summarized in Table 4.2.

4.4.1.2 Shallow TNN

As discussed in Sect. 4.2.1, a shallow TNN is a single hidden layer feed forward neural network. The first layer is a randomly generated tensor-train based input weight and the second layer is optimized by modified alternating least squares method (MALS).
Table 4.2 Specification of benchmark datasets

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Training samples</th>
<th>Inference samples</th>
<th>Attributes</th>
<th>Classes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Iris</td>
<td>120</td>
<td>30</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>Adult</td>
<td>24580</td>
<td>6145</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>Credit</td>
<td>552</td>
<td>138</td>
<td>14</td>
<td>2</td>
</tr>
<tr>
<td>Diabetes</td>
<td>154</td>
<td>612</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>Glass</td>
<td>171</td>
<td>43</td>
<td>10</td>
<td>7</td>
</tr>
<tr>
<td>Leukemia</td>
<td>1426</td>
<td>5704</td>
<td>38</td>
<td>2</td>
</tr>
<tr>
<td>Liver</td>
<td>276</td>
<td>70</td>
<td>16</td>
<td>2</td>
</tr>
<tr>
<td>Segment</td>
<td>1848</td>
<td>462</td>
<td>19</td>
<td>12</td>
</tr>
<tr>
<td>Wine</td>
<td>142</td>
<td>36</td>
<td>3</td>
<td>12</td>
</tr>
<tr>
<td>Mushroom</td>
<td>6499</td>
<td>1625</td>
<td>22</td>
<td>3</td>
</tr>
<tr>
<td>Vowel</td>
<td>422</td>
<td>106</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>Shuttle</td>
<td>11600</td>
<td>2900</td>
<td>9</td>
<td>7</td>
</tr>
<tr>
<td>CIFAR-10 [37]</td>
<td>50000</td>
<td>10000</td>
<td>32 × 32 × 3</td>
<td>10</td>
</tr>
<tr>
<td>MNIST [38]</td>
<td>60000</td>
<td>10000</td>
<td>28 × 28</td>
<td>10</td>
</tr>
<tr>
<td>MSRC-12a [18]</td>
<td>2916</td>
<td>2965</td>
<td>1892</td>
<td>12</td>
</tr>
<tr>
<td>MSR-Action3D a [41]</td>
<td>341</td>
<td>309</td>
<td>672</td>
<td>20</td>
</tr>
</tbody>
</table>

*Extracted features from action sequences

In this experiment, we can find that tensor-train based neural network shows a fast inference process with model compressed when the tensor rank is small. To evaluate this, we apply the proposed learning method comparing to general neural network [28] on UCI dataset. Please note that the memory required for TNN is \( \sum_{k=1}^{d} n_k r_{k-1} r_k \) comparing to \( N = n_1 \times n_2 \times \cdots \times n_d \) and the computation process can be speed-up from \( O(NL) \) to \( O(d r^2 n_m \max(N, L)) \), where \( n_m \) is the maximum mode size of the tensor-train. Table 4.3 shows detailed comparison of speed-up, compressed-model and accuracy between TNN, general neural network and SVD pruned neural network. It clearly shows that proposed method can accelerate the inference process comparing to general neural network. In addition, our proposed method only suffers around 2% accuracy loss but SVD based method has different losses (up to 18.8%). Furthermore, by tuning the tensor rank we can achieve 3.14 \( \times \) compression for diabetes UCI dataset. Since we apply 10% node pruning by removing the smallest singular values, the model compression remains almost the same for different benchmarks.

As discussed in Sect. 4.2.6, bit-width configuration is an effective method to reduce the model size. To achieve such goal, we apply non-uniform quantization for the tensor core weights. As shown in Fig. 4.12, the probability density function of tensor core weights can be modeled as Gaussian distribution. For such known pdf, we can effectively find the optimal level representative values with minimized mean square error. Figure 4.13 shows the trade-off between accuracy, bit-width and compression rate on MNIST dataset with shallow tensorized neural network.
### Table 4.3 Performance comparison between tensorized neural network (TNN), general neural network (NN) and SVD pruned neural network (SVD) on UCI dataset

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Iris</th>
<th>Adult</th>
<th>Credit</th>
<th>Diabetes</th>
<th>Glass</th>
<th>Leukemia</th>
<th>Liver</th>
<th>Segment</th>
<th>Shuttle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Model</td>
<td>$128 \times 4 \times 3$</td>
<td>$128 \times 14 \times 2$</td>
<td>$128 \times 14 \times 2$</td>
<td>$128 \times 8 \times 2$</td>
<td>$64 \times 10 \times 7$</td>
<td>$256 \times 38 \times 2$</td>
<td>$128 \times 16 \times 2$</td>
<td>$128 \times 19 \times 12$</td>
<td>$1024 \times 9 \times 7$</td>
</tr>
<tr>
<td>TNN Inf.-time (s)</td>
<td>7.57E-04</td>
<td>8.70E-03</td>
<td>9.26E-04</td>
<td>8.07E-04</td>
<td>6.44E-04</td>
<td>4.97E-04</td>
<td>6.15E-04</td>
<td>5.72E-03</td>
<td>5.29E-02</td>
</tr>
<tr>
<td>TNN Inf.-Acc</td>
<td>0.968</td>
<td>0.788</td>
<td>0.778</td>
<td>0.71</td>
<td>0.886</td>
<td>0.889</td>
<td>0.714</td>
<td>0.873</td>
<td>0.995</td>
</tr>
<tr>
<td>NN Inf.-time (s)</td>
<td>1.14E-03</td>
<td>1.04E-02</td>
<td>2.20E-03</td>
<td>1.80E-03</td>
<td>1.50E-03</td>
<td>1.50E-03</td>
<td>2.00E-03</td>
<td>1.84E-02</td>
<td>5.41E-02</td>
</tr>
<tr>
<td>NN Inf.-Acc</td>
<td>0.991</td>
<td>0.784</td>
<td>0.798</td>
<td>0.684</td>
<td>0.909</td>
<td>0.889</td>
<td>0.685</td>
<td>0.886</td>
<td>0.989</td>
</tr>
<tr>
<td>SVD Inf.-time (s)</td>
<td>8.73E-04</td>
<td>9.36E-03</td>
<td>2.02E-03</td>
<td>1.70E-03</td>
<td>1.12E-03</td>
<td>1.49E-03</td>
<td>1.63E-03</td>
<td>1.52E-02</td>
<td>3.81E-02</td>
</tr>
<tr>
<td>SVD Inf.-Acc</td>
<td>0.935</td>
<td>0.783</td>
<td>0.743</td>
<td>0.496</td>
<td>0.801</td>
<td>0.778</td>
<td>0.7</td>
<td>0.847</td>
<td>0.986</td>
</tr>
<tr>
<td>TNN Comp.</td>
<td>1.12</td>
<td>1.8686</td>
<td>1.7655</td>
<td>3.1373</td>
<td>1.3196</td>
<td>1.8156</td>
<td>1.5802</td>
<td>2.6821</td>
<td>1.5981</td>
</tr>
<tr>
<td>SVD Comp.</td>
<td>1.113</td>
<td>1.113</td>
<td>1.113</td>
<td>1.113</td>
<td>1.103</td>
<td>1.113</td>
<td>1.113</td>
<td>1.113</td>
<td>1.111</td>
</tr>
<tr>
<td>TNN Acc. Lss</td>
<td>0.023</td>
<td>-0.004</td>
<td>0.02</td>
<td>-0.026</td>
<td>0.023</td>
<td>0</td>
<td>-0.029</td>
<td>0.013</td>
<td>-0.006</td>
</tr>
<tr>
<td>SVD Acc. Lss</td>
<td>0.056</td>
<td>0.001</td>
<td>0.055</td>
<td>0.188</td>
<td>0.108</td>
<td>0.111</td>
<td>-0.015</td>
<td>0.039</td>
<td>0.003</td>
</tr>
<tr>
<td>TNN speed-up</td>
<td>1.506</td>
<td>1.195</td>
<td>2.376</td>
<td>2.23</td>
<td>2.329</td>
<td>3.018</td>
<td>3.252</td>
<td>3.207</td>
<td>1.023</td>
</tr>
<tr>
<td>SVD speed-up</td>
<td>1.306</td>
<td>1.111</td>
<td>1.087</td>
<td>1.061</td>
<td>1.343</td>
<td>1.008</td>
<td>1.228</td>
<td>1.211</td>
<td>1.419</td>
</tr>
</tbody>
</table>

\(^{a}\) $L \times n \times m$, where $L$ is number of hidden nodes, $n$ is the number of features and $m$ is the number of classes. All the datasets are applied to single hidden layer neural network with $L$ sweep from 64 to 1024

\(^{b}\) Detailed information on dataset can be found from [43]. We randomly choose 80\% of total data for training and 20\% for inference

\(^{c}\) Rank is initialized to be 2 for all tensor cores
4.4.1.3 Deep TNN

For a deep tensorized neural network, we mainly investigate auto-encoder based multi-layer neural network on MNIST dataset. We firstly discuss the learnt filters by the proposed auto-encoder. Then the hyper-parameter of TNN such as tensor-train ranks and number of hidden nodes are discussed with respect to the inference time, neural network compression rate and accuracy.

Figure 4.14 shows the first layer filter weights of proposed auto-encoder. Please note that the TNN architecture for MNIST is $W_1 \ (784 \times 1024)$, $W_2 \ (1024 \times 1024)$ and $W_3 \ (1024 \times 10)$. We re-arrange each column into a square image and visualize on each cell of the visualization panel. We only visualize those independent columns. Therefore, from Fig. 4.14, we can see that the larger ranks, the more independent columns and the more visualization cells. We can also find that in Fig. 4.14a, large tensor ranks can learn more filters. The first three rows are mainly the low frequency information and then the middle rows consist of a little detailed information of the
4.4 Experiment Results

Fig. 4.14 Visualization of layer-wise learned weights on layer 1 by reshaping each independent column into square matrix with \( a \) rank = 50 and \( b \) rank = 10 on MNIST dataset (The range of weights is scaled to [0 1] and mapped to grey-colored map, where 0 is mapped to black and 1 to white.)

Fig. 4.15 Inference time and accuracy comparison between TNN and general neural network (Gen.) with varying number of hidden nodes

input images. In the last few rows, we can see more sparse cells there representing high frequency information. In comparisons, Fig. 4.14b shows less independent filters due to the smaller tensor rank. However, we still can find similar filter patterns in it. It is a subset of Fig. 4.14a filter results. Therefore, by reducing ranks, we can effectively tune the number of filters required, which will provide the freedom of finding an optimal number of filters to save parameters.

Figure 4.15 shows the inference accuracy and running time comparisons for MNIST dataset. It shows a clear trend of accuracy improvement with increasing number of hidden nodes. The running time between TNN and general NN is almost the same. This is due to the relative large rank \( r = 50 \) and computation cost of \( O(dr^2n_m \max(N, L)) \). Such tensor-train based neural network achieve \( 4 \times \) compression within \( 1.5\% \) accuracy loss under 1024 number of hidden nodes respectively. Details on model compression are shown in Table 4.4. From Table 4.4, we can
Table 4.4  Model compression under different number of hidden nodes and tensor ranks on MNIST dataset

<table>
<thead>
<tr>
<th>No Hid(^b)</th>
<th>32</th>
<th>64</th>
<th>128</th>
<th>256</th>
<th>512</th>
<th>1024</th>
<th>2048</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compression</td>
<td>5.50</td>
<td>4.76</td>
<td>3.74</td>
<td>3.23</td>
<td>3.01</td>
<td>4.00</td>
<td>8.18</td>
</tr>
<tr>
<td>Rank(^a)</td>
<td>15</td>
<td>20</td>
<td>25</td>
<td>30</td>
<td>35</td>
<td>40</td>
<td>45</td>
</tr>
<tr>
<td>Compression</td>
<td>25.19</td>
<td>22.51</td>
<td>20.34</td>
<td>17.59</td>
<td>14.85</td>
<td>12.86</td>
<td>8.63</td>
</tr>
<tr>
<td>Accuracy (%)</td>
<td>90.42</td>
<td>90.56</td>
<td>91.41</td>
<td>91.67</td>
<td>93.47</td>
<td>93.32</td>
<td>93.86</td>
</tr>
</tbody>
</table>

\(^a\)Number of hidden nodes are all fixed to 2048 with 4 fully connected layers
\(^b\)All tensor Rank is initialized to 50

Fig. 4.16  Compression and accuracy comparison between two factorization (TNN 1 \((2 \times 2 \times 2 \times 2 \times 7 \times 7)\) and TNN 2 \((4 \times 4 \times 7 \times 7)\) of tensorized weights with varying ranks

observe that the compression rate is directly connected with the rank \(r\), where the memory storage can be simplified as \(dnr^2\) from \(\sum_{k=1}^d n_k r_{k-1} r_k\) but not directly link to the number of hidden nodes. We also observe that by setting tensor core rank to 35, 14.85× model compression can be achieved with acceptable accuracy loss. The compression rate can be further improved using quantized TNN to 59.4× compression rate. Table 4.4 also shows the clear effect of quantization on the compression rate. In generally, bit-width quantization can help improve 3× more compression rate on neural network. Therefore, low rank and quantized tensor cores are important and orthogonal methods to increase compression rate.

Figure 4.16 shows the increasing accuracy when we increase the rank of tensor-train based weights. Here, we have two factorization of the input image 28 × 28, which we refer to TNN 1 \((2 \times 2 \times 2 \times 2 \times 7 \times 7)\) and TNN 2 \((4 \times 4 \times 7 \times 7)\). We can observe that changing the weight factorization will slightly affect the accuracy of the neural network by around 1% accuracy. Furthermore, we find the change trend of compression rate is the same for both factorization modes but TNN 1 can compress more parameters. We can conclude that decomposing weights to more tensor cores will empirically improve the compression rate as well as accuracy.
4.4.1.4 Fine-Tuned TNN

The proposed TNN can also perform end-to-end learning to fine-tune the compressed model to improve the accuracy result. Under 1024 number of hidden nodes and 15 maximum rank, we can achieve 91.24% inference accuracy. Then we perform left-to-right sweep to remove small singular values to make the compression rate 64. This compression rate is set mainly for the result comparisons with other works. After fixing the compression rate, the fine-tuning process is shown as Fig. 4.17. The $top1err$ means the prediction accuracy after one guess and $top5err$ refers to the prediction accuracy after five guesses. We can find a very deep accuracy improvement at the first 5 epochs and then it becomes flat after 20 epochs. The final error rate is 2.21%. By adopting non-uniform quantization of 9 bit-width on TNN with fixed 64 compression rate, we achieve a even lower error rate (1.59%). We also compare this with other works as summarized in Table 4.5.

To have a fair comparison with [22], we also adopt the same network, LeNet-300-100 network [38], which is a four-layer fully-connected neural network (784 × 300, 300 × 100, 100 × 10). Under such configuration, [22] can achieve 40× compression with error rate 1.58% using quantization (6 bit-width precision), pruning and huffman coding techniques. In our proposed TNN, with the same compression rate 40×, we can achieve 1.63% error rate under single floating point (32 bit) precision. By adopting 9 bit-width on tensorized layer, we can achieve smaller error rate 1.55% with the same compression rate. Moreover, the proposed TNN provides more flexi-

---

The improvement of accuracy is mainly due to the increased rank value since both tensor-train and quantization techniques are applied to maintain 64× compression rate.
Table 4.5  Inference-error comparison with $64 \times \times$ model compression under single hidden layer neural network

<table>
<thead>
<tr>
<th>Method</th>
<th>Error rates (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Random edge removal [10]</td>
<td>15.03</td>
</tr>
<tr>
<td>Distilled knowledge in neural network [25]</td>
<td>6.32</td>
</tr>
<tr>
<td>Hashing trick based compression [7]</td>
<td>2.79</td>
</tr>
<tr>
<td>Tensorizing neural network [50]</td>
<td>1.90</td>
</tr>
<tr>
<td>Layer-wise learning of TNN</td>
<td>2.21</td>
</tr>
<tr>
<td>Quantized layer-wise learning of TNN(^a)</td>
<td>1.59</td>
</tr>
</tbody>
</table>

\(^{a}\)Only tensorized layers are quantized with 9 bit-width

bility with the simplified compression process. The high compression rate from [22] is a state-of-the-art result. However, this is achieved using 3 techniques, and they are: pruning, quantization and Huffman coding as mentioned above. The pruning method is to remove small-weight connections where all connections with weights below a threshold are removed. Thereafter the pruned neural network is re-trained. Note that the threshold is determined by the trial-and-error method, which requires multiple trainings before arriving at an optimal threshold. The second method is quantization. Again, the bit-width is determined by the trial-and-error method with backwards propagation to re-train the neural network. Finally, the Huffman coding is a lossless data compression technique to further compress the neural network. Our proposed method is using the layer-wise training approach to search for the optimal ranks of the tensor cores, which save time in finding the optimal ranks. Moreover, the quantization of the weights is performed less aggressively. As such, the re-training process of quantized neural network becomes optional, which provides more flexibility between training time, accuracy and compression. Moreover, Huffman coding can also be applied to our tensorized neural network. Therefore, this method offers more flexibility.”

Therefore, we can conclude that using a tensor-train layer on the fully-connected layers provide more flexible trade-off between network compression and accuracy. An end-to-end fine-tuning can further improve the accuracy without compromising compression rate.

### 4.4.2 TNN Benchmarked Result

In this section, we will further discuss two applications. One is object recognition using deep convolution neural network on CIFAR-10 [37] dataset. The other one is human action recognitions on MSRC-12 Kinect and MSR-Action3D dataset [18, 41]. The main objective here is to achieve state-of-the-art performances with significant neural network compression.
Table 4.6  CNN architecture parameters and compressed fully-connected layers

<table>
<thead>
<tr>
<th>Layer</th>
<th>Type</th>
<th>No. of maps and neurons</th>
<th>Kernel</th>
<th>Sride</th>
<th>Pad</th>
<th>No. Param.</th>
<th>Compr. Param.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Input</td>
<td>3 maps of 32 × 32 neurons</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>1</td>
<td>Convolutional</td>
<td>32 maps of 32 × 32 neurons</td>
<td>5 × 5</td>
<td>1</td>
<td>2</td>
<td>2432</td>
<td>2432</td>
</tr>
<tr>
<td>2</td>
<td>Max pooling</td>
<td>32 maps of 16 × 16 neurons</td>
<td>3 × 3</td>
<td>2</td>
<td>[0101]</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>3</td>
<td>ReLu</td>
<td>32 maps of 16 × 16 neurons</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>4</td>
<td>Convolutional</td>
<td>32 maps of 16 × 16 neurons</td>
<td>5 × 5</td>
<td>1</td>
<td>2</td>
<td>25632</td>
<td>25632</td>
</tr>
<tr>
<td>5</td>
<td>ReLu</td>
<td>32 maps of 16 × 16 neurons</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>6</td>
<td>Ave. pooling</td>
<td>32 maps of 8 × 8 neurons</td>
<td>3 × 34</td>
<td>2</td>
<td>[0101]</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>7</td>
<td>Convolutional</td>
<td>32 maps of 8 × 8 neurons</td>
<td>5 × 5</td>
<td>1</td>
<td>2</td>
<td>25632</td>
<td>25632</td>
</tr>
<tr>
<td>8</td>
<td>Ave. pooling</td>
<td>32 maps of 8 × 8 neurons</td>
<td>3 × 3</td>
<td>2</td>
<td>[0101]</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>9</td>
<td>Reshape</td>
<td>512 maps of 1 × 1 neurons</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>10</td>
<td>Fully-connected</td>
<td>64 maps of 1 × 1 neurons</td>
<td>1 × 1</td>
<td>1</td>
<td>0</td>
<td>32832</td>
<td>7360 (4.40×)</td>
</tr>
<tr>
<td>11</td>
<td>ReLu</td>
<td>64 maps of 1 × 1 neurons</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>12</td>
<td>Fully-connected</td>
<td>512 maps of 1 × 1 neurons</td>
<td>1 × 1</td>
<td>1</td>
<td>0</td>
<td>33280</td>
<td>10250 (3.747×)</td>
</tr>
<tr>
<td>13</td>
<td>Fully-connected</td>
<td>10 maps of 1 × 1 neurons</td>
<td>1 × 1</td>
<td>1</td>
<td>0</td>
<td>5130</td>
<td>—</td>
</tr>
</tbody>
</table>

4.4.2.1  Object Recognition

Here, we discuss object recognition with convolution neural network (CNN) on CIFAR-10 dataset. CIFAR-10 dataset consists of 60,000 images with size of 32 × 32 × 3 under 10 different classes. This dataset contains 50,000 training images and 10,000 testing images.

For CNN architecture, we adopt LeNet-alike neural network [38] as shown in Table 4.6. We use a two-layer fully-connected tensorized neural networks to replace the original fully-connected layers. Therefore, the 512 neural output will be treated as input features and we built two tensorized layers of 512 × N and N × 10, where N represents number of hidden nodes. For N = 512, our proposed LTNN has 12416 (7296 + 5120) number of parameters of fully-connected layers, which is 5.738 × and 1.752 × for fully-connected layers and the whole neural network. The testing accuracy is 75.62 with 3.82% loss comparing to original network. For N = 1024, our proposed LTNN can perform the compression of 4.045 × and 1.752 × for fully-
connected layers and the whole neural network respectively. The testing accuracy is 77.67 with 1.77% loss comparing to original network. This is slightly better than [50] in terms of accuracy, which is $1.7\times$ compression of the whole network with 75.61% accuracy. Another work [15] can achieve around $4\times$ compression on fully-connected layers with around 74% accuracy and 2% accuracy loss. By adopting non-uniform tensor core quantization (6 bit-width), we can achieve $21.57\times$ and $2.19\times$ compression on fully-connected layers and total neural network respectively with 77.24% performance (2.2% accuracy loss). Therefore, our proposed LTNN can achieve high compression rate with maintained accuracy.

We also perform large scale dataset on Imagenet2012 dataset [14], which has 1.2 million training images and 50,000 validation images with 1000 classes. We use deep the VGG16 [50, 56] as the reference model, which achieves 30.9% top-1 error and 11.2% top-5 error. The VGG16 model consists of 3 fully-connected layers with weight matrices of sizes $25088 \times 4096$, $4096 \times 4096$ and $4096 \times 1000$. We replace the $25088 \times 4096$ as a tensor with an input mode $8 \times 7 \times 7 \times 8 \times 8$ and an output model $4 \times 4 \times 4 \times 4 \times 4$. Another fully-connected layers $1024 \times 1000$ is inserted for the final classification. We re-use the VGG16 convolution filters and train the new replaced fully connected layers. The two layers are pre-trained by the layer-wise learning. We fine-tune the whole neural network using the default learning rate in Matconvnet [59] with 32 images per batch. Within 15 epochs in the Matcovnet framework, the fine-tuned neural network achieves 33.63 and 13.15% error rate for top-1 accuracy and top-5 accuracy, respectively. The whole neural network is compressed by $8.8\times$. If we consider neural network weights quantization, we can further improve the accuracy to 13.95% and the compression rate to 35.84$\times$ with 8 bit-width for convolution filters and 7 bit-width fully-connected layers. We also perform the training using Tensorflow [1] framework. Since it is difficult to set different learning rate for convolution layers and tensorized layers, We perform the training on the tensorized layers only and achieve 14.07% top-5 error rate, which shows that the fine tuning process can help improve around 1% accuracy.

For the comparison of the previous work [50], our compression rate is higher than $7.4\times$. Note that we set the tensor train format exactly following the description from [50] as the input mode $2 \times 7 \times 8 \times 8 \times 7 \times 4$ and the output mode $4 \times 4 \times 4 \times 4 \times 4 \times 4$. The other major difference between the proposed method and [50] is the adoption of layer-wise training for the weights initialization. For Imagenet12 dataset, we both compress the VGG16 neural network. Since the author of [50] did not publish the source code for Imagenet12 experiment, we implement the code and perform the comparisons on the Tensorflow framework [1]. Adam optimizer is chosen to perform the optimization with $\beta_1 = 0.9$, $\beta_2 = 0.999$. $\beta_1$ and $\beta_2$ represents the exponential decay rate from the first and second moment estimates. The learning rate is chosen to be 0.001 with exponential decay. The trained model is stored with time interval of 1350s at first and then relatively longer timing interval is set to store the model since the accuracy improvement is very slow. The 110,000s training process is shown in Fig. 4.18. The layer-wise training takes 15226s (0.42h) to optimize the tensor core ranks and 4964s (1.38h) to perform one batch learning. We find that the layer-wise training can accelerate the training process at the first few epochs, which
shows that adopting layer-wise training can help accelerate the convergence process. At time 10000s, the accuracy improvement becomes steady. To achieve 15% top-5 error rate, it still takes LTNN 46557 s (12.9 h) and TNN 57484 s (15.96 h). For 14% top-5 error rate, it takes 91445 s (25.31 h) and 111028 s (28.37 h) for LTNN and TNN. There is no significant training speed-up since modern optimizer such as Adam [36] can easily get out of saddle points. Another reason could be the small tensor core ranks (higher model compression) leading to a difficult training process.

For fair comparisons, we compare the result from deep compression [22] with pruning techniques and quantization only since the Huffman code method can also applies to our method due to its lossless compression property. We observe around 2% accuracy drop for our proposed quantized LTNN, which is mainly due to the naive convolution layer quantization method. However, our quantization method requires no recursive training but deep compression [22] requires recursive training, which takes weeks to compress the neural network. A summary of recent works on Imagent2012 is shown in Table 4.7.

### 4.4.2.2 Human Action Recognition

MSRC-12 is a relatively large dataset for action/gesture recognition from 3D skeleton data [18, 34] recorded from Kinect sensors. The dataset has 594 sequences containing the performances of 12 gestures by 30 subjects with 6244 annotated gestures. The summary of 12 gestures and number of instances are shown in Table 4.8.

In this experiment, we adopt the standard experiment configuration by splitting half of the persons for training and half for inference. We use the covariances of 3D joints description as feature extractor. As shown in Fig.4.19, the body can be represented by \( K \) points, where \( K = 20 \) for MSRC-12 dataset. The body action can be performed in \( T \) frames and we can set \( x, y \) and \( z \) representing coordi-
Table 4.7 Neural network compression algorithm comparisons on Imagenet2012

<table>
<thead>
<tr>
<th>Neural network</th>
<th>Top-1 error (%)</th>
<th>Top-5 error (%)</th>
<th>Model size (MB)</th>
<th>Compression rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fastfood 32 AD [69]</td>
<td>42.78</td>
<td>--</td>
<td>131</td>
<td>2x</td>
</tr>
<tr>
<td>SVD [16]</td>
<td>44.02</td>
<td>20.56</td>
<td>47.6</td>
<td>5x</td>
</tr>
<tr>
<td>Collins and Kohli [11]</td>
<td>44.40</td>
<td>--</td>
<td>61</td>
<td>4x</td>
</tr>
<tr>
<td>Pruning+Quantization [22]</td>
<td>31.17</td>
<td>10.91</td>
<td>17.86</td>
<td>31x</td>
</tr>
<tr>
<td>Tensorized NN [50]</td>
<td>32.23</td>
<td>12.3</td>
<td>71.35</td>
<td>7.4x</td>
</tr>
<tr>
<td>Proposed LTNNa</td>
<td>33.63</td>
<td>13.15</td>
<td>60</td>
<td>8.8x</td>
</tr>
<tr>
<td>Proposed LTNN-TF</td>
<td>35.636</td>
<td>14.07</td>
<td>60</td>
<td>8.8x</td>
</tr>
<tr>
<td>Proposed quantized LTNN</td>
<td>33.63</td>
<td>13.95</td>
<td>14.73</td>
<td>35.84x</td>
</tr>
</tbody>
</table>

The reported result is trained on Matcovnet with 0.0001 learning rate on convolutional layers and 0.001 learning rate on the tensorized layers.

Table 4.8 Gesture classes and the number of annotated instances for each class in MSRC-12 Kinect dataset

<table>
<thead>
<tr>
<th>Gestures</th>
<th>Number of Insts.</th>
<th>Gestures</th>
<th>Number of Insts.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start system</td>
<td>508</td>
<td>Duck</td>
<td>500</td>
</tr>
<tr>
<td>Push right</td>
<td>522</td>
<td>Goggles</td>
<td>508</td>
</tr>
<tr>
<td>Wind it up</td>
<td>649</td>
<td>Shoot</td>
<td>511</td>
</tr>
<tr>
<td>Bow</td>
<td>507</td>
<td>Throw</td>
<td>515</td>
</tr>
<tr>
<td>Had enough</td>
<td>508</td>
<td>Change weapon</td>
<td>498</td>
</tr>
<tr>
<td>Beat both</td>
<td>516</td>
<td>Kick</td>
<td>502</td>
</tr>
</tbody>
</table>

nates of the $i$th joint at frame $t$. The sequence of joint location can be represented as $S = [x_1, x_2, \ldots, x_K, y_1, y_2, \ldots, y_K, z_1, z_2, \ldots, z_K]$. Therefore, the covariance of the sequence is:

$$C(S) = \frac{1}{T-1} \sum_{t=1}^{T} (S - \bar{S})(S - \bar{S})^T$$  \hspace{1cm} (4.22)

where $\bar{S}$ is the sample mean. Since covariance matrix is diagonal symmetric matrix, we only use the upper triangular. We also add temporal information of the sequence to the features. We follow the same feature extraction process from [34].

Based on the aforementioned feature extraction, the input feature size of one sequence is 1892. For human action recognitions, we use a four-layer neural network architecture, which is defined as $1892 \times 1024, 1024 \times 1024$ and $1024 \times 10$ with Sigmoid function. We set the maximum tensors rank to 25 and decompose the input weight into a 8-dimensional tensors with mode size $[221 14 3]$ and $[222 14 8]$. The neural network compression rate comparing to general neural network is $8.342 \times$ and $28.26 \times$ without and with non-uniform quantization respectively.
4.4 Experiment Results

Figure 4.19 Human action from MSRC-12 Kinect dataset: a sequence of 8 frames action for the “Start System” Gesture [34]

Table 4.9 MSRC-12 human action recognition accuracy and comparisons

<table>
<thead>
<tr>
<th>Method</th>
<th>Accuracy (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hierarchical model on action recognition [68]</td>
<td>66.25</td>
</tr>
<tr>
<td>Extended LC-KSVD [71]</td>
<td>90.22</td>
</tr>
<tr>
<td>Temporal hierarchy covariance descriptors [34]</td>
<td>91.70</td>
</tr>
<tr>
<td>Joint trajectory-CNN [61]</td>
<td>93.12</td>
</tr>
<tr>
<td>Sliding dictionary-sparse representation [3]</td>
<td>92.89</td>
</tr>
<tr>
<td>Proposed tensorized neural network (average)</td>
<td>91.41</td>
</tr>
<tr>
<td>Proposed tensorized neural network (peak)</td>
<td>93.40</td>
</tr>
</tbody>
</table>

Figure 4.20 shows the confusion matrix of proposed TNN method, where the darker the block is, the higher prediction probability it represents. For example, for the class 1 “Start System”, the correct prediction accuracy is 82%. However, as shown in the first row, the most mis-classified class is class 9 and class 11. Both are with 5% probability. The worst case is class 11, which has only 60% accurate prediction probability. The average prediction accuracy is 91.41% after 25 repetitions and the comparison to the existing works is summarized in Table 4.9. We also report our best prediction accuracy 93.4%. Therefore, it clearly shows that our TNN classifier can effectively perform human action recognition close to the state-of-the-art result.

In addition, we have also performed the 3D-action recognition on MSR-Action3D dataset [41]. This dataset has 20 action classes, which consists of a total of twenty types of segmented actions: high arm wave, horizontal arm wave, hammer, hand catch, forward punch, high throw, draw x, draw tick, draw circle, hand clap, two hand wave, sideboxing, bend, forward kick, side kick, jogging, tennis swing, tennis serve, golf swing, pick up and throw. Each action starts and ends with a neutral pose and performed by 10 subjects, where each subject performed each action two or three times. We have used 544 sequences, where each sequence is a recoding of the skeleton joint location. Here, we apply the same feature extractors as MSRC-2012
Fig. 4.20 Confusion matrix of human action recognitions from MSRC-12 Kinect dataset by 50% random subject split with 25 times repetition

<table>
<thead>
<tr>
<th>Method</th>
<th>Accuracy (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Recurrent neural network [45]</td>
<td>42.50</td>
</tr>
<tr>
<td>Hidden Markov model [66]</td>
<td>78.97</td>
</tr>
<tr>
<td>Random occupancy pattern [60]</td>
<td>86.50</td>
</tr>
<tr>
<td>Temporal hierarchy covariance descriptors [34]</td>
<td>90.53</td>
</tr>
<tr>
<td>Rate-invariant SVM [2]</td>
<td>89.00</td>
</tr>
<tr>
<td>Proposed tensorized neural network</td>
<td>88.95</td>
</tr>
</tbody>
</table>

and use our proposed TNN as classifier. We adopt a four-layer neural network, which is $672 \times 1024$, $1024 \times 1024$ and $1024 \times 20$. The compression rate is $3.318 \times$ and can be further improved to $11.80 \times$ with 9-bit quantization. As shown in Table 4.10, comparing to other methods, we can achieve the state-of-the-art result with 88.95% recognition accuracy.

4.4.3 TNN Hardware Accelerator Result

4.4.3.1 Experiment Settings

In the experiment, we have implemented different baselines for performance comparisons. The detail of each baseline is listed below:
Baseline 1: General CPU processor. The general process implementation is based on Matlab with optimized C-program. The computer server is with 6 cores of 3.46 GHz and 64.0 GB RAM.

Baseline 2: General GPU processor. The general-purpose GPU implementation is based on the optimized C-program and Matlab parallel computing toolbox with CUDA-enabled Quadro 5000 GPU [51].

Baseline 3: 3D CMOS-ASIC. The 3D CMOS-ASIC implementation with proposed architecture is done by Verilog with 1 GHz working frequency based on CMOS 65 nm low power PDK. Power, area and frequency are evaluated through Synopsys DC compiler (D-2010.03-SP2). Through-silicon via (TSV) area, power and delay are evaluated based on Simulator DESTINY [54] and fine-grained TSV model CACTI-3DD [5]. The buffer size of the top layer is set to 128 MB to store tensor cores with 256 bits data width. The TSV area is estimated to be 25.0 $\mu$m$^2$ with a capacitance of 21 fF.

Proposed 3D CMOS-RRAM: The settings of CMOS evaluation and TSV model are the same as baseline 3. For the RRAM-crossbar design evaluation, the resistance of RRAM is set as 500 K$\Omega$ and 5 M$\Omega$ as on-state and off-state resistance and 2 V SET/RESET voltage according to [20] with working frequency of 200 MHz. The CMOS and RRAM integration is evaluated based on [17].

To evaluate the proposed architecture, we apply UCI [43] and MNIST [39] dataset to analyze the accelerator scalability, model configuration analysis and performance analysis. The model configuration is performed on Matlab first using Tensor-train toolbox [53] before mapping on the 3D CMOS-RRAM architecture. The energy consumption and speed-up are also evaluated. Note that the code for performance comparisons is based on optimized C-Program and deployed as the mex-file in the Matlab environment.

### 4.4.3.2 3D Multi-layer CMOS-RRAM Accelerator Scalability Analysis

Since neural network process requires frequent network weights reading, memory read latency optimization configuration is set to generate RRAM memory architecture. By adopting 3D implementation, Simulation results show that memory read and write bandwidth can be significantly improved by 51.53 and 6.51% respectively comparing to 2D implementation as shown in Table 4.11. For smaller number of hidden nodes, read/write bandwidth is still improved but the bottleneck shifts to the latency of memory logic control.

<table>
<thead>
<tr>
<th>Hidden node$^a$ ($L$)</th>
<th>256</th>
<th>512</th>
<th>1024</th>
<th>2048</th>
<th>4096</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory required (MB)</td>
<td>1.025</td>
<td>2.55</td>
<td>7.10</td>
<td>22.20</td>
<td>76.41</td>
</tr>
<tr>
<td>Memory set (MB)</td>
<td>2M</td>
<td>4M</td>
<td>8M</td>
<td>32M</td>
<td>128M</td>
</tr>
<tr>
<td>Write bandwidth Imp.</td>
<td>1.14%</td>
<td>0.35%</td>
<td>0.60%</td>
<td>3.12%</td>
<td>6.51%</td>
</tr>
<tr>
<td>Read bandwidth Imp.</td>
<td>5.02%</td>
<td>6.07%</td>
<td>9.34%</td>
<td>20.65%</td>
<td>51.53%</td>
</tr>
</tbody>
</table>

$^a$4-layer neural network with 3 full-connected layer $784 \times L$, $L \times L$ and $L \times 10$
To evaluate the proposed 3D multi-layer CMOS-RRAM architecture, we perform the scalability analysis of energy, delay and area on MNIST dataset [39]. This dataset is applied to multi-layer neural network and the number of hidden nodes may change depending on the accuracy requirement. As a result, the improvement of proposed accelerator with different $L$ from 32 to 2048 is evaluated as shown in Fig. 4.21. With the increasing $L$, more computing units are designed in 3D CMOS-ASIC and RRAM-crossbar to evaluate the performance. The neural network is defined as a 4-layer network with weights $784 \times L$, $L \times L$ and $L \times 10$. For computation delay, GPU, 3D CMOS-ASIC and 3D CMOS-RRAM are close when $L = 2048$ according to Fig. 4.21b. When $L$ reaches 256, 3D CMOS-RRAM can achieve $7.56 \times$ area-saving and $3.21 \times$ energy-saving compared to 3D CMOS-ASIC. Although the computational complexity is not linearly related to the number of hidden node numbers, both energy consumption and energy-delay-product (EDP) of RRAM-crossbar increase with the rising number of hidden node. According to Fig. 4.21d, the advantage of the hybrid accelerator becomes smaller when the hidden node increases, but it can still have a $5.49 \times$ better EDP compared to the 3D CMOS-ASIC when the hidden node number is 2048.
Table 4.12 Inference accuracy of ML techniques under different dataset and bit-width configuration

<table>
<thead>
<tr>
<th>Datasets</th>
<th>32-bit Acc. (%) and Compr.</th>
<th>4 bit Acc. (%) and Compr.</th>
<th>5 bit Acc. (%) and Compr.</th>
<th>6 bit Acc. (%) and Compr.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Glass</td>
<td>88.6</td>
<td>1.32</td>
<td>89.22</td>
<td>10.56</td>
</tr>
<tr>
<td>Iris</td>
<td>96.8</td>
<td>1.12</td>
<td>95.29</td>
<td>8.96</td>
</tr>
<tr>
<td>Diabetes</td>
<td>71</td>
<td>3.14</td>
<td>69.55</td>
<td>25.12</td>
</tr>
<tr>
<td>Adult</td>
<td>78.8</td>
<td>1.87</td>
<td>75.46</td>
<td>14.96</td>
</tr>
<tr>
<td>leuke.</td>
<td>88.9</td>
<td>1.82</td>
<td>85.57</td>
<td>14.56</td>
</tr>
<tr>
<td>MNIST</td>
<td>94.38</td>
<td>4.18</td>
<td>91.28</td>
<td>33.44</td>
</tr>
</tbody>
</table>

4.4.3.3 3D Multi-layer CMOS-RRAM Accelerator Bit-width Configuration Analysis

To implement the whole neural network on the proposed 3D multi-layer CMOS-RRAM accelerator, the precision of real values requires a careful evaluation. Compared to the software double precision floating point format (64-bit), the values are truncated into finite precision. By using the greedy search method, an optimal point for hardware resource (small bit-width) and inference accuracy can be achieved.

Our tensor-train based neural network compression techniques can work with low-precision value techniques to further reduce the data storage. Table 4.12 shows the inference accuracy by adopting different bit-width on UCI datasets [43] and MNIST [39]. It shows that accuracy of classification is not very sensitive to the RRAM configuration bits for UCI dataset. For example, the accuracy of Iris dataset is working well with negligible accuracy at 5 RRAM bit-width. When the RRAM bit-width increased to 6, it performs the same as 32 bit-width configurations. Although the best configuration of quantized model weights varies for different datasets, the general guideline is to start from the 8 bit-width neural network configuration. Based on the report from [48], an 8 bit-width fixed point representation can maintain almost the same performance. We can gradually reduce the bit-width to evaluate the compression rate and accuracy performance. However, to have a bit-width less than 3 would require special training methods and many recent works such as the binary neural network [44] and ternary neural network [46] are all working towards this direction.

4.4.3.4 3D Multi-layer CMOS-RRAM Accelerator Performance Analysis

In Table 4.13, performance comparisons among C-Program Optimized CPU performance, GPU performance, 3D CMOS-ASIC and 3D multi-layer CMOS-RRAM accelerator are presented for 10,000 inference images. The network configuration is a 4-layer neural network with weights (784 × 2048, 2048 × 2048 and 2048 × 10). The acceleration of each layer is also presented for 3 layers (784 × 2048, 2048 × 2048
<table>
<thead>
<tr>
<th>Implementation</th>
<th>Power, Freq.</th>
<th>Area (mm$^2$)</th>
<th>Throughput</th>
<th>Efficiency</th>
<th>Type</th>
<th>Time (s)</th>
<th>Energy (J)</th>
</tr>
</thead>
<tbody>
<tr>
<td>General CPU processor</td>
<td>130 W, 3.46 GHz</td>
<td>240, Intel Xeon X5690</td>
<td>74.64 GOPS</td>
<td>0.574 GOPS/W</td>
<td>L1</td>
<td>0.44</td>
<td>57.23</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L2</td>
<td>0.97</td>
<td>125.74</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L3</td>
<td>0.045</td>
<td>5.82</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Overall</td>
<td>1.45</td>
<td>188.8</td>
</tr>
<tr>
<td>General GPU processor</td>
<td>152 W, 513 MHz</td>
<td>529, Nvidia Quadro 5000</td>
<td>328.41 GOPS</td>
<td>2.160 GOPS/W</td>
<td>L1</td>
<td>0.04</td>
<td>6.05</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L2</td>
<td>0.289</td>
<td>43.78</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L3</td>
<td>0.0024</td>
<td>0.3648</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Overall</td>
<td>0.33</td>
<td>50.19</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Improvement</td>
<td>13.9</td>
<td>171.18</td>
</tr>
<tr>
<td>3D CMOS-ASIC architecture</td>
<td>1.037 W, 1 GHz</td>
<td>9.582, 65 nm global foundry</td>
<td>367.43 GOPS</td>
<td>347.29 GOPS/W</td>
<td>L1</td>
<td>0.032</td>
<td>0.0333</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L2</td>
<td>0.26</td>
<td>0.276</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L3</td>
<td>2.40E-03</td>
<td>2.60E-03</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Overall</td>
<td>0.295</td>
<td>0.312</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Improvement</td>
<td>17.77</td>
<td>7286</td>
</tr>
<tr>
<td>3D CMOS-RRAM architecture</td>
<td>0.371 W, 100 MHz</td>
<td>1.026, 65 nm CMOS and RRAM</td>
<td>475.45 GOPS</td>
<td>1499.83 GOPS/W</td>
<td>L1</td>
<td>0.025</td>
<td>7.90E-03</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L2</td>
<td>0.2</td>
<td>6.40E-01</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>L3</td>
<td>1.70E-03</td>
<td>5.00E-04</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Overall</td>
<td>0.23</td>
<td>7.20E-02</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Improvement</td>
<td>6.37</td>
<td>2612</td>
</tr>
</tbody>
</table>
and $2048 \times 10$). Please note that the dimension of weight matrices are decomposed into $[4 \ 4 \ 7 \ 7]$ and $[4 \ 4 \ 8 \ 8]$ with 6 bit-width and maximum rank 6. The compression rate is $22.29 \times$ and $4.18 \times$ with and without bit-truncation. Among the four implementations, 3D multi-layer CMOS-RRAM accelerator performs the best in area, energy and speed. Compared to CPU, it achieves $6.37 \times$ speed-up, $2612 \times$ energy-saving and $233.92 \times$ area-saving. For GPU based implementation, our proposed 3D CMOS-RRAM architecture achieves $1.43 \times$ speed-up and $694.68 \times$ energy-saving. We also design a 3D CMOS-ASIC implementation with similar structure as 3D multi-layer CMOS-RRAM accelerator with better performance compared to CPU and GPU based implementations. The proposed 3D multi-layer CMOS-RRAM 3D accelerator is $1.283 \times$ speed-up, $4.276 \times$ energy-saving and $9.339 \times$ area-saving compared to 3D CMOS-ASIC.

The throughput and energy efficiency for these four cases are also summarized in Table 4.13. For energy efficiency, our proposed accelerator can achieve 1499.83 GOPS/W, which has $4.30 \times$ better energy efficiency comparing to 3D CMOS-ASIC result (347.29 GOPS/W). In comparison to our GPU baseline, it has $694.37 \times$ better energy efficiency comparing to NVIDIA Quadro 5000. For a newer GPU device (NVIDIA Tesla K40), which can achieve 1092 GFLOPS and consume 235 W [51], our proposed accelerator has $347.49 \times$ energy efficiency improvement.

### 4.5 Conclusion

This chapter introduces a tensorized formulation for compressing neural network during training. By reshaping neural network weight matrices into high dimensional tensors with low-rank decomposition, significant neural network compression can be achieved with maintained accuracy. A layer-wise training algorithm of tensorized multilayer neural network is further introduced by modified alternating least-squares (MALS) method. The proposed TNN algorithm can provide state-of-the-arts results on various benchmarks with significant neural network compression rate. The accuracy can be further improved by fine-tuning with backward propagation (BP). For MNIST benchmark, TNN shows $64 \times$ compression rate without accuracy drop. For CIFAR-10 benchmark, TNN shows that compression of $21.57 \times$ compression rate for fully-connected layers with $2.2\%$ accuracy drop.

In addition, a 3D multi-layer CMOS-RRAM accelerator for highly-parallel yet energy-efficient machine learning is proposed. A tensor-train based tensorization is developed to represent dense weight matrices with significant compression. The neural network processing is mapped on a 3D architecture with high-bandwidth TSVs, where the first RRAM layer is to buffer input data; the second RRAM layer is to perform intensive matrix-vector multiplication using digitized RRAM; and the third CMOS layer is to coordinate the remaining control and computation. Simulation results using the benchmark MNIST show that the proposed accelerator has $1.283 \times$ speed-up, $4.276 \times$ energy-saving and $9.339 \times$ area-saving compared to 3D CMOS-ASIC implementation; and $6.37 \times$ speed-up and $2612 \times$ energy-saving compared to 2D CPU implementation.
References


Abstract  In this chapter, we discuss the application of distributed machine learning techniques for indoor data analytics on smart-gateway network. More specifically, this chapter investigates three IoT applications, which are indoor positioning system, energy management system and network intrusion detection system. The proposed distributed-solver can perform real-time data analytics on smart gateways with consideration of constrained computation resource. Experimental results show that such a computational intelligence technique can be compactly realized on the computational-resource limited smart-gateway networks, which is desirable to build a real cyber-physical system towards future smart home, smart building, smart community and further a smart city (Figures and illustrations may be reproduced from [24, 26–28, 48]).

Keywords  Smart building · Indoor positioning · Network intrusion detection system

5.1 Introduction

Distributed machine learning refers to machine learning algorithms designed to work on multi-node computing systems for better performance, accuracy and larger data scale [13]. Increasing the model size as well as the training data size will significantly reduce the learning error and can often improve the system performance. However, this leads to a high computational complexity, which exceeds the capability of single computational node. This is especially true for IoT system. Moreover, the conventional centralized approach suffers the scalability problem since more IoT devices will be deployed with more data collected. Distributed computation is known to provide better scalability. As such, a distributed machine learning algorithm is greatly required to tackle the scalability problem and make use of resource-constrained IoT devices.

To perform machine learning algorithms in a distributed system such as IoT based smart buildings as shown in Fig. 5.1, we need to convert the single-thread algorithm into parallel algorithms. Then, such a parallel machine learning algorithm is mapped.
on the computation platform. The advantage of adopting distributed machine learning on IoT devices is further summarized. Firstly, resource constrained IoT devices are fully utilized to perform real-time data analytics such as indoor positioning. The burden for high bandwidth communication between IoT devices and central processors is relieved. Secondly, the leakage of sensitive information is minimized since computation is performed locally. Thirdly, the scalability of IoT system is improved. Distributed computation is scalable to the increasing data size as well as the growing number of IoT devices. As such, in this chapter, we will first discuss the distributed machine learning algorithms and then further apply these algorithms on the distributed edge devices for applications such as indoor positioning, energy management and network security.

\subsection{Indoor Positioning System}

Indoor positioning is one of the enabling technologies to help smart building system to anticipate people's needs and assist with possible automate actions \cite{4, 12}. Because of an astonishing growth of wireless systems, wireless information access is now widely available. Wi-Fi-based indoor positioning becomes one of the most popular positioning system up to date due to its low cost and complexity to set up on a gateway network with reasonable accuracy \cite{17, 49}.
Many WiFi-data based positioning systems have been developed recently for indoor positioning based on the received signal strength indicator (RSSI) [33]. As the RSSI parameter can show large dynamic change under environmental change (such as obstacles) [33, 43], the traditional machine-learning based WiFi-data analytic algorithms such as K-nearest neighbourhood (KNN), neural network, and support vector machine (SVM) are all centralized with large latency to adapt to the environmental change. This is because the training has high computational complexity [23], which will introduce large latency and also cannot be adopted on the sensor network directly.

As discussed in Sect. 2.2.2, indoor positioning data is critical to analyze occupant behaviors. Therefore, we utilize the distributed machine learning on the WiFi infrastructure in the smart building to build up the indoor positioning system.

### 5.1.2 Energy Management System

There is an increasing need to develop cyber-physical energy management system (EMS) for modern buildings supplied from the main power grid of external electricity as well as the additional power grid of new renewable solar energy [29]. An accurate short-term load forecasting is crucial to perform load-scheduling and renewable energy allocation based demand-response strategy. However, previous works focus on one or some parts of influential factors (e.g. season factors [22], cooling/heating factors [20] or environmental factors [11]) without consideration of occupant behaviors. The occupant behavior is one of the most influential factors affecting the energy load demand.\(^1\) Understanding occupant behaviors can provide more accurate load forecasting and better energy saving without sacrificing comfort levels [28]. As such, the building energy management system with consideration of occupant behaviors is greatly required. In this chapter, we will investigate short-term load forecasting with consideration of occupants behavior. Based on this, we further propose energy management system to allocate solar energy to save cost.

### 5.1.3 Network Intrusion Detection System

Any successful penetration is defined to be an intrusion which aims to compromise the security goals (i.e integrity, confidentiality or availability) of a computing and networking resource [5]. Intrusion detection systems (IDSs) are security systems used to monitor, recognize, and report malicious activities or policy violations in computer systems and networks. They work on the hypothesis that an intruder’s behavior will be noticeably different from that of a legitimate user and that many

\(^1\)Obviously, the occupant refers to the end users of buildings.
unauthorized actions are detectable [38, 47]. Anderson et al. [5] defined the following terms to characterize a system prone to attacks:

- **Threat**: The potential possibility of a deliberate unauthorized attempt to access information, manipulate information or render a system unreliable or unusable.
- **Risk**: Accidental and unpredictable exposure of information, or violation of operations integrity due to malfunction of hardware or incomplete or incorrect software design.
- **Vulnerability**: A known or suspected flaw in the hardware or software design or operation of a system that exposes the system to penetration of its information to accidental disclosure.
- **Attack**: A specific formulation or execution of a plan to carry out a threat.
- **Penetration**: A successful attack in which the attacker has the ability to obtain unauthorized/undetected access to files and programs or the control state of a computer system.

The aim of cyber physical security techniques such as network intrusion detection system (NIDS) is to provide a reliable communication and operation of the whole system. This is especially necessary for network systems such as Home Area Network (HAN), Neighborhood Area Network (NAN) and Wide Area Network (WAN) [26, 41, 52]. Network intrusion detection system (NIDS) is one important mechanism to protect a network from malicious activities in a real-time fashion. Therefore, in IoT networks, a low-power and low-latency intrusion detection accelerator is greatly needed. In this chapter, we will develop a machine learning accelerator on distributed gateway networks to detect network intrusions to provide system security.

In summary, this chapter will propose distributed machine learning algorithms on smart-gateways for IoT based applications, which are indoor positioning system, energy management system and network intrusion detection system.

## 5.2 Algorithm Optimization

### 5.2.1 Distributed Neural Network

Our neural network with two sub-systems is shown as Fig. 5.2, which is inspired by extreme learning machine (ELM) and compressed sensing [14, 23]. It is a distributed neural network (DNN) since each subnetwork is a single layer feed forward neural network (SLFN) and is trained independently with final decisions merged by voting. More details on ensemble learning will be discussed in Sect. 5.2.3. The neural network in the sub-system is trained based on Algorithm 1 in Sect. 3.2. For the completeness purpose, we briefly introduce the training procedure again.

The input weight in our proposed neural network is connected to every hidden node and is randomly generated independent of training data. Therefore, only the output weight is calculated from the training process. Assume there are $N$ arbitrary distinct
Fig. 5.2 Voting based distributed-neural-network with 2 sub-systems

training samples $X \in \mathbb{R}^{N \times n}$ and labels $T \in \mathbb{R}^{N \times m}$, where $X$ is training data such as scaled RSSI values from each gateway and $T$ is the training label respectively. For our neural network, the relation between the hidden neural node and input training data is

$$preH = XA + B, \quad H = \text{Sig}(preH) = \frac{1}{1 + e^{-preH}} \tag{5.1}$$

where $A \in \mathbb{R}^{n \times L}$ and $B \in \mathbb{R}^{N \times L}$. $A$ and $B$ are randomly generated input weight and bias formed by $a_{ij}$ and $b_{ij}$ between $[-1, 1]$. $\text{Sig}(preH)$ refers to the element-wise sigmoid operation of matrix $preH$. $H \in \mathbb{R}^{N \times L}$ is the result from sigmoid function for activation.

In general cases, the number of training data is much larger than the number of hidden neural nodes (i.e. $N > L$). To find the output weight $\Gamma$ is an over-determined system. Therefore, to estimate the output weight is equivalent to minimizing $||T - H\Gamma||_2$. The general solution can be found as

$$\Gamma = (H^T H)^{-1} H^T T, \quad H \in \mathbb{R}^{N \times L} \tag{5.2}$$

where $\Gamma \in \mathbb{R}^{L \times m}$ and $m$ is the number of symbolic classes. $(H^T \times H)^{-1}$ exists for full column rank of $H$ [23]. In the inference phase, output node $Y$ is calculated by hidden node output and output weight, given as

$$Y = H \cdot \Gamma \tag{5.3}$$

where $\Gamma$ is obtained by solving incremental least-squares problem. The index of maximum value in $Y$ represents the class that test case belongs to.
Such training method can effectively perform classification and regression task depending on the data type of target $T$. For indoor positioning, we can treat each location area as one class. Then the problem of indoor positioning becomes a classification problem based on the input WiFi RSSI data value. The same logic can also be applied to network detection system by differentiating the normal network traffics from an attack. This is also a classification problem. For the load forecasting problem, it is a regression problem since the actual load is a continuous value. The target $T$ should be set as a continuous series for the load prediction. The working flow of distributed-neural-network is summarized in Fig. 5.3.

### 5.2.2 Online Sequential Model Update

Since new training data such as energy consumptions is time-series data and arrives sequentially as the operation of the system is on, an online sequential update for the machine learning model is necessary. This is especially true for load forecasting since new arrival energy consumption data provides a better indication for future load forecasting than old data. Our proposed online sequential model is updated constantly with new training samples added to the training set $X$. The online sequential model updates include two phases: initialization phase and sequential learning phase [32].

In the initialization phase, the output weight $\beta^{(0)}$ can be calculated based on Algorithm 2, which is

$$
\beta^{(0)} = S_0 H(0)^T T_0
$$

where $S_0 = (H(0))^T H(0))^{-1}$ can be calculated using the incremental least-squares solver.
In the sequential learning phase, the new training data arrives one-by-one. Given the \((k + 1)\)th new training data arrival, the output weight \(\beta^{k+1}\) can be calculated as

\[
S_{k+1} = S_k - S_k H (k + 1)^T (I + H (k + 1) S_k H (k + 1)^T)^{-1} H (k + 1) S_k
\]

\[
\beta^{k+1} = \beta^k + S_{k+1} H (k + 1)^T (T_{k+1} - H (k + 1) \beta^k)
\] (5.5)

Please note that Cholesky decomposition in Algorithm 2 can also be used to solve matrix inversion problem. Such online sequential learning can enable automatic learning on smart-gateway network for ambient intelligence.

### 5.2.3 Ensemble Learning

Ensemble learning is to use a group of base-learners to have a higher performance [37]. When combining multiple independent classifiers, the final performance can be enforced. As we have discussed in Sect. 5.2.1, the input weight and bias \(A, B\) are randomly generated, which strongly supports that each sub network is an independent expert to make decisions. Each gateway will generate posteriori class probabilities \(P_j(c_i|x), i = 1, 2, \ldots, m, j = 1, 2, \ldots, N_{slfn}\), where \(x\) is the received data, \(m\) is the number of classes and \(N_{slfn}\) is the number of sub-systems for single layer network deployed on smart-gateway. During the inference process, the output of a single layer forward network (SLFN) will be a set of values \(y_i, i = 1, 2, \ldots, m\). Usually, the maximum \(y_i\) is selected to represent its class \(i\). However, in our case, we scale the training and inference input between \([-1, 1]\) and target labels are also formed using a set of \([-1, -1, \ldots, -1, \ldots, 1]\), where the only 1 represents its class and the target label has length \(m\). The posteriori probability is estimated as

\[
P_j(c_i|x) = (y_i + 1)/2, \ j = 1, 2, \ldots, N_{slfn}
\] (5.6)

A loosely stated objective is to combine the posteriori of all sub-systems to make more accurate decisions for the incoming data \(x\). Under such case, information theory suggests to use a cross entropy (Kullback–Leibler distance) criterion [36], where we may have two possible ways to combine the decisions (Geometric average rule and Arithmetic average rule). The geometric average estimates can be calculated as

\[
P(c_i) = \prod_{j=1}^{N_{slfn}} P_j(c_i|x), \ i = 1, 2, \ldots, m
\] (5.7)

and the arithmetic average estimate is shown as

\[
P(c_i) = \frac{1}{N_{slfn}} \sum_{j=1}^{N_{slfn}} P_j(c_i|x), \ i = 1, 2, \ldots, m
\] (5.8)

\[
=W_v[P_1(c_i|x), P_2(c_i|x), \ldots, P_{N_{slfn}}(c_i|x)]^T
\]
where $P(c_i)$ is the posterior probability to choose class $c_i$ and we will select the maximum posterior $P(c_i)$ for both cases. $W_v$ represents the weight of each posterior probability (soft votes), which is initialized as a vector of $\frac{1}{N_{sl}}$. In this section, we use arithmetic average as soft-voting of each gateway since [36] indicates that geometric average rule works poorly when the posteriori probability is very low. This may happen when the object to locate is far away from one gateway and its RSSI is small with low accuracy for positioning. We can further update $W_v$ to adjust the weights of each vote during the training phase, where we can assign larger weights for accurate classifiers. The final decision is processed at the central gateway to collect the posteriori probability (soft votes) from each sub-system on other gateways. Such soft-voting will utilize the confidence of each sub-system and can be further adjusted to have weighted voting. This is especially helpful in improving indoor positioning accuracy.

To summarize, the sequence of learning events on the proposed distributed neural network can be described as follows.

1. **Observation**: Each individual learner $i$ observes instances or receives input features.
2. **Local Prediction**: Individual learner generates local prediction $P_k(c_i)$ in a parallel fashion, where $k$ is the index of classifiers.
3. **Final Prediction**: Final prediction is generated based on the weighted voting as $F = W_v[ P_1(c_i|x), P_2(c_i|x), ..., P_{N_{sl}}(c_i|x)]^T$.
4. **Feedback**: Each individual learner obtains the true label/profile.
5. **Configuration update**: Perform sequential learning updates based on (5.5).

Figure 5.4 shows a two learner scheme with online sequential learning process. New labeled data is generated from smart GUI or smart meter. For the indoor positioning application, label is provided by users for training. For the load forecasting application, new load profile received from electric meters will be used as new training data. This ground truth information will be used by each learner.

Fig. 5.4 Two distributed learners with online sequential learning process
5.3 IoT Based Indoor Positioning System

5.3.1 Problem Formulation

The primary objective is to locate the target as accurate as possible considering the scalability and complexity.

Objective 1: Improve the accuracy of positioning subject to the defined area. 

\[
\min e = \sqrt{(x_e - x_0)^2 + (y_e - y_0)^2} \\
\text{s.t. } \text{label}(x_e, y_e) \in T
\]  

(5.9)

where \((x_e, y_e)\) is the system estimated position belongs to the positioning set \(T\) and \((x_0, y_0)\) is the real location coordinates. Therefore, a symbolic model based positioning problem can be solved using training set \(\Omega\) to develop neural network.

\[
\Omega = \{(s_i, t_i), i = 1, \ldots, N, s_i \in \mathbb{R}^n, t_i \in T\}
\]  

(5.10)

where \(N\) represents number of datasets and \(n\) is the number of smart gateways, which can be viewed as the dimension of the signal strength space. \(s_i\) is the vector containing RSSI values collected in the \(i\)th dataset, \(t_i \in \{-1, 1\}\) is the label assigned by the algorithm designer. Note that \(T\) labels the physical position. The more labels are used, the more accurate the positioning service is.

Objective 2: Reduce the training time on the distributed-neural-network on Hardware BeagleBoard-xM. To distribute training task on \(n\) gateways, the average training time should be minimized to reflect the reduced complexity on such gateway system.

\[
\min \frac{1}{n} \sum_{i=1}^{n} t_{\text{train},i} \\
\text{s.t. } e < \varepsilon
\]  

(5.11)

where \(t_{\text{train},i}\) refers to the training time of the \(i\)th BeagleBoard. \(e\) is the training error and \(\varepsilon\) is the tolerable maximum error. The symbolic model based positioning is a classification problem, which can be solved by neural networks. To reduce the training time, we use the distributed neural network for better accuracy and computation resource utilization.

5.3.2 Indoor Positioning System

For the physical infrastructure, an indoor positioning system (IPS) by WiFi data consists of at least two hardware components: a transmitter unit and a measuring unit. Here, we use smart-gateways to collect WiFi signal emitted from other smart
devices (phone, pad) of moving occupants inside the building. The IPS determines the position by analyzing WiFi-data on the smart-gateway network [15].

The smart-gateway (BeagleBoard-xM) for indoor positioning is shown in Fig. 5.5b. In Fig. 5.5c, TL-WN722N wireless adapter is our WiFi sensor for capturing wireless signals. BeagleBoard-xM runs Ubuntu 14.04 LTS with all the processing done on board, including data storage, WiFi packet parsing, and positioning algorithm computation. TL-WN722N works in monitor mode, capturing packets according to IEEE 802.11. They are connected with a USB 2.0 port on BeagleBoard-xM.

As depicted in Fig. 5.5d, WiFi packets contain a header field (30 bytes in length), which contains information about Management and Control Address (MAC). This MAC address is unique to identify the device where the packet came from. Another useful header, which is added to the WiFi packets when capturing frames, is the radio-tap header. This radio-tap header contains information about the RSSI, which reflects the information of distance [17]. With MAC address to identify objects and RSSI values to describe distance information, indoor positioning can be performed.

### 5.3.3 Experiment Results

#### Experiment Setup

Indoor test-bed environment for positioning is presented in Fig. 5.6, with total area being about 80 m² (8 m at width and 10 m at length) separated into 48 regular blocks,
5.3 IoT Based Indoor Positioning System

Fig. 5.6 An example of position tracking in a floor with 48 blocks representing 48 labels

Each block represents a research cubicle. 5 gateways, with 4 at 4 corners of the map, 1 in the center of the map, are set up for the experiment. As shown in Fig. 5.6, 5 gateways will receive different RSSI values as the object moving. To quantify our environment setting, here the positioning accuracy is defined as \( r \), representing radius of target area. It is generated from \( S = \pi r^2 \), where \( S \) is the square of the whole possible positioning area.

Besides, positioning precision is defined as the probability that the targets are correctly positioned within certain accuracy. The definition is as follows:

\[
\text{Precision} = \frac{N_{pc}}{N_p} \tag{5.12}
\]

where \( N_{pc} \) is the number of correct predictions and \( N_p \) is the number of total predictions. The summary for the experiment set-up is shown in Table 5.1.

Real-Time Indoor Positioning Results

The result of the trained neural forward network is shown as Figs. 5.7 and 5.8. The training time can be greatly reduced by using incremental Cholesky decomposition. This is due to the reduction of least square complexity, which is the limitation for the training process. As shown in Fig. 5.7, training time maintains almost constant with increasing number of neural nodes when the previous training results are available. Figure 5.8 also shows the increasing accuracy under different positioning scales from 0.73 to 4.57 m. It also shows that increasing the number of neural nodes will increase the performance to certain accuracy and maintains almost flat at larger number of neural nodes.
Table 5.1  Experimental set-up parameters

<table>
<thead>
<tr>
<th></th>
<th>Value</th>
<th></th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Training date size</td>
<td>18056</td>
<td>Initial training days</td>
<td>7 Days</td>
</tr>
<tr>
<td>Inference date size</td>
<td>2000</td>
<td>House area</td>
<td>1700 ft$^2$</td>
</tr>
<tr>
<td>Data dimension</td>
<td>5</td>
<td>Solar PV area</td>
<td>25–50 m$^2$</td>
</tr>
<tr>
<td>Number of labels</td>
<td>48</td>
<td>Continue evaluation days</td>
<td>23 Days</td>
</tr>
<tr>
<td>No. of gateway</td>
<td>5</td>
<td>Environmental data</td>
<td>30 Days</td>
</tr>
<tr>
<td>Inference area</td>
<td>80 m$^2$</td>
<td>Motion data</td>
<td>30 Days</td>
</tr>
</tbody>
</table>

Fig. 5.7  Training time for SLFN by incremental cholesky decomposition

Fig. 5.8  Inference accuracy under different positioning scale
Table 5.2  Comparison table with previous works on indoor positioning accuracy

<table>
<thead>
<tr>
<th>System/solution</th>
<th>Positioning algorithms</th>
<th>Precision</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed DNN</td>
<td>Neural network</td>
<td>58% within 1.5 m, 74% within 2.2 m and 87% within 3.64 m</td>
</tr>
<tr>
<td>Proposed SV-DNN</td>
<td>Soft-voting and DNN</td>
<td>62.5% within 1.5 m, 79% within 2.2 m and 91.2% within 3.64 m</td>
</tr>
<tr>
<td>RADAR [6]</td>
<td>KNN and Viterbi</td>
<td>50% within 2.5 m and 90% within 5.9 m</td>
</tr>
<tr>
<td>DIT [8]</td>
<td>Neural network and SVM</td>
<td>90% within 5.12 m for SVM 90% within 5.40 m for MLP</td>
</tr>
<tr>
<td>Ekahau [33]</td>
<td>Probabilistic method</td>
<td>50% within 2 m (indoors)</td>
</tr>
<tr>
<td>SVM [9]</td>
<td>SVM method</td>
<td>63% within 1.5 m, 80% within 2.2 m and 92.6% within 3.64 m</td>
</tr>
<tr>
<td>ANN1 [35]</td>
<td>Neural network</td>
<td>30% within 1 m and 60% within 1–2 m</td>
</tr>
<tr>
<td>ANN2 [40]</td>
<td>Neural network</td>
<td>61% within 1.79 m and 85% within 3 m</td>
</tr>
</tbody>
</table>

Performance Comparison

For positioning algorithms, given the same accuracy, the smaller error zone is preferred. Another comparison is that given the same error zone, a better positioning accuracy is desired. In Table 5.2, we can see that although single layer network cannot perform better than SVM, it is able to achieve a state-of-the-art result and outperforms some other positioning algorithms [6, 8, 40]. For example, our proposed algorithm can attain 91.2% accuracy within 3.64 m as compared to the 90% accuracy of [8] within 5.4 m. Our algorithm also achieves 87.88% accuracy within 2.91 m when compared to the 85% accuracy within 3 m of [40]. Moreover, by using maximum posteriori probability based soft-voting, SV-DNN can be very close to the accuracy of SVM. Table 5.3 shows the detailed comparisons between proposed DNN positioning algorithm with SVM. Please note that the time reported is the total time for training data size 18056 and inference data size 2000. It shows more than 120x training time improvement and more than 54x inference time saving for proposed SLFN with 1 sub-network comparing to SVM. Even adding soft-voting with 3 sub-networks, 50x and 38x improvement in inference and training time respectively can be achieved. Please note that for fair training and inference time comparison, all the time is recorded using Ubuntu 14.04 LTS system with core 3.2 GHz and 8 GB RAM. Variances of the accuracy is also achieved by 5 repetitions of experiments and the reported results are the average values. We find that the stability of proposed DNN is comparable to SVM. Moreover, the inference and training time does not increase significantly with new added subnetworks. Please note that SVM is mainly limited by its training complexity and binary nature where one-against-one strategy is used to maintain the accuracy. This strategy requires to build $m(m - 1)/2$ classifiers, where $m$ is the number of classes. Figure 5.9 shows the error zone of proposed SV-DNN.
<table>
<thead>
<tr>
<th></th>
<th>Test time (s)</th>
<th>Train time (s)</th>
<th>0.73 m</th>
<th>1.46 m</th>
<th>2.19 m</th>
<th>2.91 m</th>
<th>3.64 m</th>
<th>4.37 m</th>
<th>5.1 m</th>
<th>No. of nodes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SVM Acc. &amp; Var.</td>
<td>9.7580</td>
<td>128.61</td>
<td>31.89%</td>
<td>63.26%</td>
<td>80.25%</td>
<td>88.54%</td>
<td>92.58%</td>
<td>94.15%</td>
<td>94.71%</td>
<td>N.A.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.530</td>
<td>0.324</td>
<td>0.394</td>
<td>0.598</td>
<td>0.536</td>
<td>0.264</td>
<td>0.0975</td>
<td></td>
</tr>
<tr>
<td>DNN Acc. &amp; Var.</td>
<td>0.1805</td>
<td>1.065</td>
<td>23.94%</td>
<td>57.78%</td>
<td>74.14%</td>
<td>82.61%</td>
<td>87.22%</td>
<td>90.14%</td>
<td>91.38%</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1.215</td>
<td>0.0321</td>
<td>0.1357</td>
<td>0.2849</td>
<td>0.0393</td>
<td>0.0797</td>
<td>0.0530</td>
<td></td>
</tr>
<tr>
<td>SV-DNN (2) Acc. &amp; Var.</td>
<td>0.1874</td>
<td>2.171</td>
<td>29.36%</td>
<td>61.23%</td>
<td>77.20%</td>
<td>86.24%</td>
<td>90.25%</td>
<td>92.19%</td>
<td>93.14%</td>
<td>2 Sub-systems each 100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.358</td>
<td>0.937</td>
<td>0.526</td>
<td>0.517</td>
<td>0.173</td>
<td>0.173</td>
<td>0.124</td>
<td></td>
</tr>
<tr>
<td>SV-DNN (3) Acc. &amp; Var.</td>
<td>0.1962</td>
<td>3.347</td>
<td>30.52%</td>
<td>62.50%</td>
<td>79.15%</td>
<td>87.88%</td>
<td>91.20%</td>
<td>92.92%</td>
<td>94.08%</td>
<td>3 Sub-systems each 100</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0.325</td>
<td>1.952</td>
<td>0.884</td>
<td>1.245</td>
<td>0.730</td>
<td>0.409</td>
<td>0.293</td>
<td></td>
</tr>
</tbody>
</table>
5.4 IoT Based Energy Management System

During the peak period, peak demand may exceed the maximum supply level that the main electricity power-grid can provide, resulting in power outages and load shedding. Moreover, the electricity price of the main power-grid is higher during the peak period [19, 25]. This is especially true when the pricing strategy is dynamic with peak period price and non-peak period price. Therefore, we schedule the solar energy as the additional power supply to compensate the peak demand in the main electricity power-grid. Using profiles of occupant behaviors and energy consumption, we apply solar energy allocation to rooms with a fast and accurate short-term load prediction.

5.4.1 Problem Formulation

We denote the generated solar energy $G(t)$ and the energy demand $D(t)$ from main electricity power-grid at time $t$. The allocated solar energy $Al(t)$ is determined by the energy management system, which is shown as

$$Al(t) = f(B_m, E)$$  \hspace{1cm} (5.13)

where the $B_m$ and $E$ are the predicted occupant behavior profile and energy profile respectively.

Here, we formally define the objective of allocating solar energy.

**Objective 1:** A set of solar energy allocation strategy $Al(t)$ should be determined to minimize the standard deviation of energy consumption from main electricity power-grid with peak load reduction.
argmin \left( \sum_{t=1}^{24} (D(t) - Al(t)) \right) \tag{5.14}

**Objective 2:** The daily energy cost is expected to be minimized through solar energy allocation strategy. The daily energy cost minimization can be expressed as

\[
\argmin \sum_{t=1}^{24} (D(t) - Al(t)) \cdot p(t) \tag{5.15}
\]

where \( p(t) \) represents the electricity price. Please note that the two objectives are aligned when dynamic pricing strategy is set. Dynamic pricing strategy indicates that electricity price is expensive in the peak period and relatively cheap in the non-peak period [19, 25]. Therefore, by reducing the peak energy consumption, we actually reduce the electricity usage at peak period to save money. Naturally, a constraint should be taken into consideration that the allocated solar energy \( Al(t) \) cannot exceed the available amount of solar energy at anytime.

\[
Al(t) \leq L(t) \tag{5.16}
\]

where \( L(t) \) represents the amount of solar energy stored in the energy storage system at time \( t \).

### 5.4.2 Energy Management System

The overall real-time distributed system for energy management of a smart building is based on hybrid power supply as shown in Fig. 5.10. This EMS infrastructures are implemented inside rooms based on smart-gateway network for collecting and analyzing sensed data [25]. The components of the smart building can be summarized as follows:

- **Main electricity power-grid** is the primary energy supplier for household occupants from the external electricity supplier, whose price is much higher than solar energy.
- **Additional electricity power-grid** is the solar photovoltaic panel which is constructed by connected photovoltaic cells [46, 51]. There is also an energy storage system used for storing solar energy which can be used in the peak period.

In this distributed system, decision-making is performed independently in each smart gateway. As such, even if one gateway at room level is broken down, the overall system functionality will not be affected. Moreover, by utilizing the solar energy, the EMS can schedule electrical appliances in a room based on the demand-response strategy.
Various sensors are deployed in a smart building system to collect environmental data, energy data and positioning data towards load forecasting and energy management as shown in Fig. 5.1. Main sensors are listed as follows:

- **Smart power-meter** is referred as energy sensors, which can sense current and record energy consumption data in real time. It can also perform two-way communication with smart device using GUI. Moreover, it includes a switch which is used to change the supplied energy source physically.
- **Wireless adapter** is the WiFi sensor and used to capture the WiFi packets from mobile devices according to IEEE 802.11 protocol. These packets are stored, parsed and computed on BeagleBoard-xM for positioning.
Environmental Sensors include light intensity sensors, temperature sensors and humidity sensors, which are used to monitor the environment and provide data for system decisions.

Smart-gateways are used for storage and computation as the control center. In our system, an open source hardware BeagleBoard-xM with AM37x 1 GHz ARM processor is selected for performing intense computation.

Besides above main sensors, the system also includes smart devices with GUI, such as smart phones and tablets, which are used to interact with users and control household appliances. Such GUI can also provide ground true labels to support online sequential model updates.

Real-Time Indoor Positioning

Environmental WiFi signal is captured by the WiFi Adapter. By parsing the WiFi signal, the data with MAC address and RSSI is stored. Such data is sent to smart-gateway for training with label first. Please note that we divide the whole floor into many blocks and denote each block as a label. The training data and labels are physically collected using our developed GUI on the Android pad. A distributed neural network with multiple single layer feed forward network (SLFN) is trained based on the WiFi data, which is elaborated in Sect. 5.2.1. A small data storage is required to store trained weights for the network. In the real-time application, the same format of Wi-Fi data will be collected and sent into the well trained model to determine its label, which indicates its position. The predicted positioning result will be stored and used for occupant behavior analysis.

Occupant Behavior Profile

As shown in Fig. 2.5, occupant position is one of the major driving forces for energy related behaviors. Occupant position and active occupant motion indicate the high level of energy related behaviors in the room [39]. Rooms inside the same house have vastly different occupant behavior profiles due to different functionalities. Therefore, we extract behavior profiles for different rooms respectively. For each room $i$, there are four states represented by $S$ for occupant positioning:

$$ S = \begin{cases} 
  s_1 : 0 & \text{no occupant in the room } i \\
  s_2 : 0 & \rightarrow 1 \text{ occupants entering the room } i \\
  s_3 : 1 & \text{occupants in the room } i \\
  s_4 : 1 & \rightarrow 0 \text{ occupants leaving the room } i 
\end{cases} $$

(5.17)

where motion state $S$ is detected by indoor positioning system via WiFi data every minute.$^2$ The probability of occupant motion for room $i$ can be expressed as

$$ b_m(t) = \frac{Ti(s_2) + Ti(s_3)}{Ti}, t = 1, 2, 3, \ldots, 96 $$

(5.18)

$^2$State $s_2$ and $s_4$ are designed mainly for automatic control such as lighting. They can be determined based on the tracking result.
where $T_i(s_j)$ represents the time duration with corresponding state $s_j$. $b_m(t)$ is occupant motion probability of room $i$ in $T_i$ time interval. Here, we set the $T_i$ as 15 min resulting in 96 intervals in one day. Based on the motion probability $b_m(t)$, the probability of active behavior can be expressed as

$$B_m = [b_m(1), b_m(2), b_m(3), \ldots, b_m(96)]$$ (5.19)

Since the occupant behavior profile $B_m$ on the $d$th day is extracted based on trend of previous days, we choose previous seven-day behavior profiles as training data $X_B$ and the profile on the 8th as $Y_B$, which can be shown as

$$X_B = \{\gamma_d \sigma \cdot T(d) | 1 \leq d \leq 7\} \quad Y_B = \{B_m(d) | d = 8\}$$ (5.20)

where, $B_m(d)$ represents the occupant behavior profile on the $d$th day and $T(d) = B_m(d)^T$. Here, $\gamma_d$ is the daily weight assigned to each training data and $\sigma$ is the weaken factor used to reduce the effect of abnormal data. Since the latest actual sample has most significant effect on prediction, the arriving new data should be paid more attention using heavy weight. The daily weight $\gamma$ is set as

$$\gamma_{d-1} > \gamma_{d-2} > \cdots > \gamma_{d-7}$$ (5.21)

Moreover, it is possible that some abnormal data samples appear suddenly. According to historical occupant behavior profiles, extremely abnormal samples can be detected using the average motion probability, which is shown as

$$\sigma = \begin{cases} 1 & \frac{1}{2}Bd \leq \bar{B}_m \leq \frac{3}{2}Bd \\ 0.1 & \bar{B}_m < \frac{1}{2}Bd \text{ or } B_m > \frac{3}{2}Bd \end{cases} \quad s.t \quad \bar{B}_m = \frac{\sum_{t=1}^{96} b(t)}{96} \quad Bd = \frac{\sum_{d=1}^{7} \bar{B}_m(d)}{7}$$ (5.22)

where $\frac{3}{2}Bd$ is defined as the upper bound and $\frac{1}{2}Bd$ is defined as the lower bound.

### 5.4.2.1 Energy Profile Feature Extraction

Energy profile $E$ consists of the hourly energy consumption $e(t)$ in the time span of 24h. The characteristic of energy profile $E$ in different weather conditions and different day types varies significantly. The energy profile $E$ can be expressed as

$$E = [e(1), e(2), \ldots, e(24)]$$ (5.23)

To forecast the energy profile on the $(d + 1)$th day, we choose training data $X_E$ with features as shown in Table 5.4 and $Y_E$ as the actual energy profile on the $d$th day. This is exactly time series data, where new data is obtained sequentially from the utility. Therefore, we can perform sequential model update to capture the change of energy profiles.
Table 5.4  Input features for short-term load forecasting

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Datatype: weekday is represented by 1 and weekend is represented by 0</td>
</tr>
<tr>
<td>2–25</td>
<td>$T_i(d-7, t), T_i(d-6, t), T_i(d-5, t), T_i(d-4, t), T_i(d-3, t),$ $T_i(d-2, t), T_i(d-1, t)$: Temperature of the seven days preceding to the forecasted day at the same hour</td>
</tr>
<tr>
<td>26–49</td>
<td>$H(d-7, t), H(d-6, t), H(d-5, t), H(d-4, t), H(d-3, t), H(d-2, t),$ $H(d-1, t)$: Humidity of the seven days preceding to the forecasted day at the same hour</td>
</tr>
<tr>
<td>50–73</td>
<td>$L_d(d-7, t), L_d(d-6, t), L_d(d-5, t), L_d(d-4, t), L_d(d-3, t),$ $L_d(d-2, t), L_d(d-1, t)$: Energy consumption of the seven days preceding to the forecasted day at the same hour</td>
</tr>
</tbody>
</table>

5.4.2.2 Energy Management by Fusing Occupant Behavior and Energy Profile

To formally illustrate the proposed energy management method, two factors should be described firstly. $P_B(t)$ represents the probability of active occupant motion for the whole house at the time $t$:

$$P_B(t) = \sum_{i=1}^{M} \alpha_i \theta_i B^i_m(t), \quad 0 \leq \alpha_i \leq 1 \quad (5.24)$$

where $B^i_m(t)$ is the occupant motion probability for room $i$ and $\theta_i$ is the statistical information of occupants staying in room $i$ indicating the probability of energy related behaviors. $M$ is the number of rooms. Since household appliances in each room are diverse resulting in various energy consumption levels, weight parameter $\alpha_i$ is set according to the energy consumption characteristic of each kind of room. $P_E(t)$ is the proportion of energy consumption at time $t$:

$$P_E(t) = \frac{e(t)}{\sum_{t=1}^{24} e(t)} \quad (5.25)$$

where $e(t)$ is the component of the predicted 24-h energy profile. Since the energy consumption is likely to increase when occupant motion probability is increasing \[39\], the peak load period can be detected by fusing $P_B(t)$ and $P_E(t)$. The probability of load peak $P_{peak}(t)$ can be denoted as

$$P_{peak}(t) = \eta P_B(t) + (1 - \eta) P_E(t), \quad 0 \leq \eta \leq 1 \quad (5.26)$$

When $P_{peak}(t)$ exceeds more than two thirds of the highest value, it is regarded as the load peak moment. The threshold can be determined by end users. At such moment,
solar energy will be allocated to alleviate the load from main electricity power-grid. The expected amount of solar energy allocation $A_E(t)$ can be determined by

$$A_E(t) = \Phi (E(t) - \bar{E}) + \Psi P_B(t)$$

(5.27)

where the parameter $\Phi$ and $\Psi$ are set by occupants according to actual energy demand. $\bar{E}$ is the average energy consumption during 24 h. The actual amount of solar energy allocation is

$$A(t) = \begin{cases} A_E(t) & A_E(t) \leq (G(t) + L(t-1)) \\ L(t-1) + G(t) & A_E(t) > (G(t) + L(t-1)) \end{cases}$$

(5.28)

Here, $L(t-1)$ is the total amount of remaining solar energy until time $t - 1$. $G(t)$ is the generated solar energy. $G(t) + L(t-1)$ represents the available amount of solar energy at the time $t$. If the generated solar energy $G(t)$ is more than the allocated solar energy $A(t)$, the remaining solar energy $L(t)$ will be accumulated for the next allocation period:

$$L(t) = L(t-1) + (G(t) - A(t))$$

(5.29)

Figure 5.11 summarizes the system flow based on the proposed machine learning on distributed smart-gateway platform.

5.4.3 Experiment Results

Experiment Set-Up

In this experiment, we evaluate our proposed online sequential machine learning engine on distributed smart-gateway networks. We firstly perform occupant profile
feature extraction by real-time indoor positioning. Based on the energy profile features, we evaluate the short-term load forecasting in comparison with SVM [50]. Then we verify the proposed energy allocation method in comparison with SVM based predictions. We choose SVM as the baseline for three reasons. Firstly, IoT devices are relatively resource-constrained with limited memory. Complicated neural network such as deep neural network may not be able to map on IoT devices. SVM is relatively light-weight and performs reasonably well. Secondly, the mathematical model of SVM is very clear. SVM fits a hyperplane between 2 different classes given a maximum margin parameter. This algorithm is well studied and well-known to many. Lastly, many works had proposed using SVM for short-term load forecasting [50], indoor positioning [9] and network intrusion detection [30]. This provides us a good stage to showcase the performance improvement we had achieved over the existing works.

We utilize one dataset from the Smart* Home Dataset [7] and one dataset provided by Energy Research Institute of Nanyang Technological University.3 The first 7 days are used for initial training with actual energy consumption as ground truth references and the next 23 days are used for inference. The input data for training is summarized in Table 5.4. To illustrate the capability of the proposed method for the energy cost saving, we choose the dynamic electricity pricing strategy from [19] and the solar energy generation profile from [18].

For the occupant behavior profile, it is based on indoor positioning system mentioned in Sect. 5.4.2. To evaluate the indoor positioning system, we have performed an additional experiment to verify its precision. The indoor test-bed environment for positioning is presented in Fig. 5.6, with total area being about 80 m$^2$ (8 m at width and 10 m at length) separated into 48 regular blocks, each block represents a research cubicle. 5 gateways, with 4 at 4 corners of the map, 1 in the center of the map, are set up for experiment. As shown in Fig.5.6, 5 gateways will receive different RSSI values as the object is moving. The definition for positioning precision is as follows

$$\text{Precision} = \frac{N_{pc}}{N_p}$$  \hfill (5.30)

where $N_{pc}$ is the number of correct predictions and $N_p$ is the number of total predictions. Figure 5.12 shows the Android pad based GUI and one single gateway with WiFi module. This GUI can be used to denote labels as well as collect WiFi data. The smart gateway is attached to the wall at four corners and one in central cubical. We use the same experiment set-up in Sect. 5.3.3 as shown in Table 5.1.

For the energy consumption profile, we first predict 24-h occupant behavior profile using previous 7-day motion probability based on the indoor positioning system and then forecast 24-h energy consumption using environmental factors. We estimate the prediction accuracy of load forecasting using mean absolute percentage error (MAPE) and root mean square error (RMSE). MAPE and RMSE are defined as

---

3This dataset consists of 24-h energy consumption data and environmental factor records from 2011 to 2015.
5.4 IoT Based Energy Management System

5. RSSI Values

BlockId indicates location (1-48 blocks)

Fig. 5.12 Smart-gateway network set-up with GUI for training

\[
MAPE = \frac{1}{n} \sum_{t=1}^{n} \left| \frac{P(t) - R(t)}{R(t)} \right|, \quad RMSE = \sqrt{\frac{1}{n} \sum_{t=1}^{n} (P(t) - R(t))^2} \quad (5.31)
\]

where \( P(t) \) is the prediction value and \( R(t) \) is the actual value. Based on the predicted behavior profile and energy profile, we allocate solar energy for reducing peak load demand and saving energy cost.

Occupant Profile Feature Extraction

As we have discussed in Sect. 5.4.2, occupant behavior profile is analyzed based on the real-time indoor positioning. After collecting occupant positioning data, we can use this data to build the occupant behavior profile. We predict 24-h occupant behavior profiles in six rooms: basement, bedroom, guest room, kitchen, living room and master room. Figure 5.13 shows the predicted motion probability in 15 min interval of living room. Corresponding training data and measured data are also displayed to demonstrate the prediction accuracy. We can observe that the predicted motion of occupant is the same trend as the actual occupant motion. By combining profiles of six rooms, the daily behavior profile for the whole house can be estimated.

Energy Profile Feature Extraction

Figure 5.14 illustrates the 24-h load forecasting results using our proposed method and SVM respectively. It clearly indicates the energy demand between different days varies but our proposed method can accurately capture the peak time of the energy demand. To verify the forecasting accuracy, the proposed DNN is compared with
Fig. 5.13  Motion probability within 15 min interval in a living room (The top 3 subfigures are training samples. The fourth subfigure is the predicted result and the fifth subfigure is the ground truth result)

Fig. 5.14  Short-term load forecasting with comparison of SVM

SVM using MAPE and RMSE, which are shown in Table 5.5. Our proposed DNN forecasting method achieves 14.83 and 14.60% average improvement comparing to SVM in both MAPE and RMSE. Based on such energy demand prediction, we can effectively utilize the solar energy allocation to reduce the peak demand.

Energy and Peak Reduction

As mentioned above, it is crucial to reduce the peak energy demand to save cost and maximize the benefit of solar energy from the user perspective. Figure 5.15 shows the peak reduction based on our proposed method and static energy allocation method respectively. It indicates that our method achieves a lower standard deviation of
Table 5.5  Prediction accuracy comparison with SVM

<table>
<thead>
<tr>
<th>Machine learning</th>
<th>MAPE</th>
<th>RMSE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Max</td>
<td>Min</td>
</tr>
<tr>
<td>DNN</td>
<td>0.23</td>
<td>0.10</td>
</tr>
<tr>
<td>SVM</td>
<td>0.34</td>
<td>0.14</td>
</tr>
<tr>
<td>Imp. (%)</td>
<td>31.20</td>
<td>0.50</td>
</tr>
</tbody>
</table>

Fig. 5.15  Demand response with peak demand reduction

Table 5.6  Energy peak reduction comparisons for DNN and SVM over one month

<table>
<thead>
<tr>
<th>Area (m²)</th>
<th>SVM</th>
<th>DNN</th>
<th>Imp. (Avg %)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Max</td>
<td>Min</td>
<td>Avg</td>
</tr>
<tr>
<td>25</td>
<td>1943.7</td>
<td>1792.76</td>
<td>1905.97</td>
</tr>
<tr>
<td>30</td>
<td>2332.44</td>
<td>2130.75</td>
<td>2264.45</td>
</tr>
<tr>
<td>35</td>
<td>2721.18</td>
<td>2272.11</td>
<td>2601.99</td>
</tr>
<tr>
<td>40</td>
<td>3109.92</td>
<td>2413.47</td>
<td>2888.84</td>
</tr>
<tr>
<td>45</td>
<td>3498.66</td>
<td>2554.83</td>
<td>3137.39</td>
</tr>
<tr>
<td>50</td>
<td>3887.4</td>
<td>2696.19</td>
<td>3340.60</td>
</tr>
</tbody>
</table>

energy profile from main electricity power-grid than that of static method with more flat curve. The reduced peak loads and cost saving with various solar PV areas are shown in Tables 5.6 and 5.7 in comparison with SVM based load forecasting. It shows that our method can outperform SVM with peak load reduction from 1.84 to 19.66% and energy cost saving from 2.86 to 26.41% under various solar areas. Please note the electricity price is dynamic with peak period (8:00–12:00 and 14:00–21:00) 22 USD cents and non-peak period 8 USD cents [19]. The cost saving objective aligns with peak load reduction.
Table 5.7 Energy cost saving comparisons for DNN and SVM over one month

<table>
<thead>
<tr>
<th>Area (m²)</th>
<th>SVM Max</th>
<th>SVM Min</th>
<th>SVM Avg</th>
<th>DNN Max</th>
<th>DNN Min</th>
<th>DNN Avg</th>
<th>Imp. (Avg %)</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>88.35</td>
<td>70.19</td>
<td>81.48</td>
<td>88.35</td>
<td>58.43</td>
<td>79.21</td>
<td>2.86</td>
</tr>
<tr>
<td>30</td>
<td>106.02</td>
<td>87.86</td>
<td>98.78</td>
<td>106.02</td>
<td>67.27</td>
<td>95.36</td>
<td>3.59</td>
</tr>
<tr>
<td>35</td>
<td>123.69</td>
<td>104.40</td>
<td>115.21</td>
<td>123.69</td>
<td>76.10</td>
<td>105.11</td>
<td>9.61</td>
</tr>
<tr>
<td>40</td>
<td>141.36</td>
<td>113.24</td>
<td>130.03</td>
<td>127.01</td>
<td>84.94</td>
<td>110.54</td>
<td>17.63</td>
</tr>
<tr>
<td>45</td>
<td>159.03</td>
<td>122.07</td>
<td>142.05</td>
<td>132.03</td>
<td>93.77</td>
<td>114.96</td>
<td>23.57</td>
</tr>
<tr>
<td>50</td>
<td>176.7</td>
<td>130.91</td>
<td>150.91</td>
<td>140.87</td>
<td>96.70</td>
<td>119.38</td>
<td>26.41</td>
</tr>
</tbody>
</table>

5.5 IoT Based Network Security System

5.5.1 Problem Formulation

The goal of network intrusion detection system is to differentiate anomalous network activity from normal network traffic in a timely fashion. The major challenge is that the patterns of attack signatures change over time and the NIDS has to upgrade to handle these changes [10, 34, 45]. Therefore, we design our NIDS with three objectives: high-accuracy, fast-detection and good-adaptivity.

Objective 1: Increase overall anomaly intrusion detection accuracy $F$-measure defined as:

$$F\text{–}measure = 2 * \frac{\text{precision} * \text{recall}}{\text{precision} + \text{recall}} \times 100$$

where $\text{precision} = \frac{tp}{tp + fp}$, $\text{recall} = \frac{tp}{tp + fn}$

(5.32)

where $tp$, $fp$ and $fn$ represent true positive rate, false positive rate and false negative rate respectively. Following terms are defined to mathematically describe this objective.

1. False Positives ($fp$): Number of normal instances which are detected as intrusions.
2. False Negatives ($fn$): Number of intrusion instances which are detected as normal.
3. True Positives ($tp$): Number of correctly detected intrusion instances.

Since precision and recall are often inversely proportional to each other, $F$-measure is a better metric of accuracy since it represents the harmonic mean of precision and recall.

Objective 2: Reduce intrusion detection latency $W_{Total}$ at HAN layer for timely system protection.
5.5 IoT Based Network Security System

\[ W_{Total} = \frac{1}{\mu - \alpha} \]  

(5.33)

where \( \alpha \) and \( \mu \) are average packet arrival rate and NIDS system service rate respectively.

**Objective 3:** Improve the adaptivity of NIDS by developing online sequential learning algorithms. We tackle the objective 1 and 2 by developing a single hidden layer neural network on FPGA. Furthermore, the least-squares solver can be re-used for sequential learning to improve the adaptivity of NIDS. The sequential learning process is discussed in Sect. 5.2.2.

### 5.5.2 Network Intrusion Detection System

IoT devices such as smart sensors, home appliances are linked to establish home area network (HAN) at the customer layer. Inside HAN, Zigbee (802.15.4) and Wi-Fi are widely adopted communication standards [52] to facilitate remote control and monitoring. Figure 5.16 describes IoT based smart home at the HAN layer. As such, our IoT system consists of the following components:

1. **Smart gateways:** Distributed smart gateways form the control centers of smart buildings and homes to store and analyze data. One can build a smart-gateway based on Beagleboard-Xm [3] with an ARM processor (clocked at 1 GHz and 512 MB RAM) or a Xilinx FPGA (such as Zynq-7000). These smart gateways are also equipped with Zigbee and Wi-Fi communication modules to communi-

---

![Fig. 5.16 IoT network intrusion detection system architecture under cyber attacks](image)
cated with smart sensors for information such as light intensity, temperature and humidity data.

2. **Smart sensors:** Smart sensors collect current information from buildings, home appliances and environments. They are able to be remotely controlled by smart gateways.

3. **HAN intrusion detection system (IDS) module:** The IDS module at the HAN level will track the network traffic for intrusions [52]. The distributed smart gateway can perform packet sniffer and extract IP features. The FPGA accelerator on the smart gateway performs fast active monitoring of network traffic for IDS.

As shown in Fig. 5.16, our NIDS architecture will perform intrusion detection from IoT devices to the control center (distributed gateway networks) as well as routers to control center. All packets from external devices will be first sniffed, followed by performing feature extraction and then sent to FPGA accelerator to detect intrusions. As such active monitoring, a fast intrusion detection process is critical for high performance IoT system with timely reaction to intrusions.

Figure 5.17 shows the hardware accelerator design on embedded system for IoT NIDS. Connecting PCIe to SoC requires a customized interface through Multi-Media-Card (MMC). We can also use Xilinx Zynq-7000 Series board featuring ARM core and programmable logics. The targeted devices can be selected based on the cost and specifications. We perform hardware/software partition as feature extraction on software and online-sequential learning on hardware. This is mainly due to the various communications protocols in IoT systems and high complexity of machine learning. Feature extraction using software based embedded system can support more communication protocols and prepare the correct data format for hardware accelerator. Furthermore, such partition increases the flexibility to integrate new threats and the FPGA based machine learning can perform fast sequential learning to build a new model to support the growing complexity of IoT systems.

Resource-constrained IoT devices are connected through wireless communication for remote control and monitoring. However, these communication technologies can introduce new vulnerabilities and security issues into the smart home even when these IoT devices are protected by authentication and encryption. For example, Zigbee technology is vulnerable to DOS attacks [31]. Smart meters are also vulnerable to wireless probing and thus consumer metering data can be compromised. Attackers can easily login to modify measurements and control command information which can cause a significant error in power measurements and a lack of power supply [31]. In HAN, an infiltration of the network from the inside of the network is also possible using a combination of probing attacks, buffer overflow attacks and SQL injection attacks.

Hence it is important to devise a cybersecurity strategy, which can protect against these intrusions. As shown in Fig. 5.16, we will discuss two major attacks in home area network (HAN).

**DoS attacks in IoT Network:** Denial-of-service (DoS) attack is designed to attack the network by flooding it with useless traffic. IoT devices such as smart meters are vulnerable to DoS during the wireless communication [52]. In a similar fashion,
5.5 IoT Based Network Security System

![Diagram of IoT Network Security System](image)

**Fig. 5.17** Hardware accelerator design on embedded system for IoT network intrusion detection

A distributed DOS (DDoS) attack using a botnet can also be launched against IoT devices. A repeatedly jammed communication channel of IoT devices may get them into an endless loop for delivering its data resulting in battery exhaustion or greatly reduced battery life [16].

**Probe attacks in IoT Network:** Probe attacks are attempts to gain access and acquire information of the target network from an external source. Such attack may take advantage of flaws in the firmware to gather sensitive information [21]. Attackers may also login to IoT devices to modify measurement or control command information leading to system failure.

### 5.5.3 Experiment Results

In this section, we first discuss the experiment setup and benchmarks following by the machine learning accelerator architecture and resource usage. Then network intrusion detection accuracy and delay analysis are presented. Finally, the energy consumption and speed-up of proposed accelerator are evaluated in comparison with CPU and embedded system.

**Experiment Setup and Benchmark**

To verify our proposed architecture, we have implemented it on Xilinx Virtex 7 [2]. The HDL code is synthesized using Synplify and the maximum operating frequency of the system is 54.1 MHz under 128 parallel PEs. The critical path is identified as the floating-point division, where 9 stages of pipeline are inserted for speedup.
Experiment results on our accelerator are denoted as hardware-accelerated NIDS. We develop two baselines to compare the performance.

**Baseline 1**: General processor (x86 CPU). The general CPU implementation is based on C program with an Intel Core -i5 3.20 GHz core and 8.0 GB RAM computer. Experiment results on this platform are denoted as software-NIDS.

**Baseline 2**: Embedded processor (ARM CPU). The embedded CPU (Beagle-Board-xM) [3] is equipped with 1 GHz ARM core and 512 MB RAM. The implementation is performed using C program under Ubuntu 14.04 system. Experiment results on this platform are denoted as embedded-NIDS.

To test our proposed system, we have used two benchmarks ISCX-2012 [1] and NSL-KDD [42] dataset, which include all the attacks mentioned such as DoS, Probe and R2L. Details of each benchmarks are shown in Table 5.8. The data pre-process for network traffic is summarized in Table 5.9 as the input of neural network. We did not consider U2R attack in the NSL-KDD dataset since it will not happen in the home area network (HAN) and the number of samples is very small.

### Table 5.8 NSL-KDD and ISCX-2012 benchmark set-up parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>NSL-KDD [42]</th>
<th>ISCX [1]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Training data size</td>
<td>74258</td>
<td>103285</td>
</tr>
<tr>
<td>Inference data size</td>
<td>74259</td>
<td>103229</td>
</tr>
<tr>
<td>Data dimension</td>
<td>41</td>
<td>11</td>
</tr>
<tr>
<td>Number of labels</td>
<td>Binary (2)</td>
<td>Binary (2)</td>
</tr>
<tr>
<td></td>
<td>MultiClass (4)</td>
<td>MultiClass (5)</td>
</tr>
</tbody>
</table>

### Table 5.9 NSL-KDD data preprocessing

<table>
<thead>
<tr>
<th>Feature</th>
<th>Numeric-valued transformation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protocol type</td>
<td>tcp = 1, udp = 2, icmp = 3</td>
</tr>
<tr>
<td>Service</td>
<td>aol = 1, auth = 2, bgp = 3, courier = 4, csnet_ns = 5, ctf = 6, ..., Z39_50 = 70</td>
</tr>
<tr>
<td>Flag</td>
<td>OTH = 1, REJ = 2, RSTO = 3, RSTOS0 = 4, RSTR = 5, S0 = 6, S1 = 7, S2 = 8, S3 = 9, SF = 10, SH = 11</td>
</tr>
<tr>
<td>IDS (2)</td>
<td>normal = 1, attack = 2,</td>
</tr>
<tr>
<td>IDS (5)</td>
<td>normal = 1, probe = 2, dos = 3, u2r = 4, r2l = 5</td>
</tr>
</tbody>
</table>

Scalable and Parameterized Accelerator Architecture

The proposed accelerator architecture features great scalability for different available resources. Table 5.10 shows all the user-defined parameters supported in our architecture. At circuit level, users can adjust the stage of pipeline of each arithmetic to satisfy the speed, area and resource requirements. At architecture level, the parallelism of PE can be specified based on the hardware resource and speed requirement. The neural network parameters $n$, $N$, $H$ can also be reconfigured for specific applications.
Table 5.10 Tunable parameters of the hardware accelerator

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Circuits</td>
<td>[MAN EXP] Word-length of mantissa, exponent</td>
</tr>
<tr>
<td></td>
<td>{P_A, P_M, P_D, P_C} Pipe. stages of adder, mult, div and comp</td>
</tr>
<tr>
<td>Architectures</td>
<td>(P) Parallelism of PE in VC</td>
</tr>
<tr>
<td></td>
<td>(n) Maximum signal dimensions</td>
</tr>
<tr>
<td></td>
<td>(N) Maximum training/inference data size</td>
</tr>
<tr>
<td></td>
<td>(H) Maximum number of hidden nodes</td>
</tr>
</tbody>
</table>

Table 5.11 Resource utilization under different parallelism level \((N = 1024, H = 1024, n = 64\) and 50Mhz clock)

<table>
<thead>
<tr>
<th>Paral.</th>
<th>LUT</th>
<th>Block RAM</th>
<th>DSP</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>65791 (15%)</td>
<td>1311 (89.2%)</td>
<td>43 (1.19%)</td>
</tr>
<tr>
<td>16</td>
<td>77042 (17%)</td>
<td>1311 (89.2%)</td>
<td>59 (1.64%)</td>
</tr>
<tr>
<td>32</td>
<td>100571 (23%)</td>
<td>1311 (89.2%)</td>
<td>89 (2.47%)</td>
</tr>
<tr>
<td>64</td>
<td>153108 (35%)</td>
<td>1311 (89.2%)</td>
<td>152 (4.22%)</td>
</tr>
<tr>
<td>128</td>
<td>245292 (56%)</td>
<td>1311 (89.2%)</td>
<td>280 (7.78%)</td>
</tr>
</tbody>
</table>

The resource utilization under different parallelism is observed from Xilinx ISE after place and routing. From Table 5.11, we can observe that LUT and DSP are almost linearly increasing with parallelism. However, Block RAM keeps constant with increasing parallelism. This is because Block RAM is used for data buffer, which is determined by other architecture parameters \((N, H, n)\). For large dataset, external data memory is required.

NIDS Accuracy Analysis

Figure 5.18 shows the classification accuracy with increasing number of hidden nodes. Please note that the binary class is to detect normal and anomaly classes. Clearly, the more hidden nodes, the better accuracy will be. But it saturates at around 450 hidden nodes. Table 5.12 shows the detailed accuracy of each class accuracy. Our proposed neural networks work better than SVM based method and achieve 75.15\% multi-class detection accuracy in the NSL-KDD dataset.

Figure 5.19 shows the F-measure accuracy (defined in (5.32)) on benchmarks ISCX-2012 and NSL-KDD. We can find that the hardware-accelerated NIDS is slightly less accurate comparing to software-NIDS. This is mainly due to the 8-bit fixed data format. We choose 8-bit width fixed point data format for input to save memory size of the BRAM and DRAM. Figure 5.19 also shows that our system can not only detect anomaly network traffics but also try to identify it with high accuracy.

NIDS Latency Analysis

We perform the latency analysis based on M/M/1 model for software-NIDS and hardware-accelerated NIDS [44]. We assume the packet arrivals following a Poisson distribution with an average rate of \(\alpha\) packets per second and the queued packed
Fig. 5.18 NIDS classification accuracy on NSL-KDD and ISCX datasets

Table 5.12 Intrusion Detection Accuracy comparison with other algorithms on NSL-KDD dataset

<table>
<thead>
<tr>
<th>Class</th>
<th>Model</th>
<th>Normal (%)</th>
<th>DOS (%)</th>
<th>Probe (%)</th>
<th>R2L (%)</th>
<th>Overall (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Proposed</td>
<td>95.82</td>
<td>76.21</td>
<td>72.61</td>
<td>0.25</td>
<td>75.15</td>
</tr>
<tr>
<td></td>
<td>SVM</td>
<td>92.8</td>
<td>74.7</td>
<td>71.6</td>
<td>12.3</td>
<td>74.6</td>
</tr>
<tr>
<td></td>
<td>MLP</td>
<td>93</td>
<td>71.2</td>
<td>60.1</td>
<td>0.001</td>
<td>70.6</td>
</tr>
<tr>
<td></td>
<td>Naive Bayes</td>
<td>85.8</td>
<td>69.4</td>
<td>32.8</td>
<td>0.095</td>
<td>70.5</td>
</tr>
</tbody>
</table>

Fig. 5.19 a ISCX 2012 MultiClass Classification. b NSL-KDD multiclass classification

are processed with an exponential service rate of $\mu$ packet per second. The IDS module’s utilization factor is defined as $\rho = \alpha / \mu$. In the steady state, the average queuing time $W_{queue}$ can be calculated as $W_{queue} = \frac{\rho}{\mu(1 - \rho)}$, whereas the total delay $W_{Total}$ for each packet is given by (5.33). Figure 5.20 shows the simulated result with an increasing arrival rate (packets/sec) given service time of software-NIDS and hardware-accelerated NIDS. The higher arrival rate is, the more server
utilization will be. It clearly indicates that the total delay increases significantly for software-NIDS with various server utilization.

NIDS Platform Analysis

In the experiment, the maximum throughput of proposed architecture is 12.68 GFLOPS with 128 parallelism for matrix multiplication under 50 Mhz operations. This is slightly lower than theoretical maximum output of 12.8 GFLOPS, which can be calculated as $128 \times 50 \times 2 = 12.8$ GFLOPS. This is based on the multiplication of parallelism level, operating frequency and operands of each PE. The maximum input bandwidth is 409.6 Gbps and can be easily extended by higher parallelism and faster operating frequency.

To evaluate the energy consumption, we calculate the energy for a given implementation by multiplying the peak power consumption of the corresponding device with running time. Table 5.13 provides detailed comparisons between different platforms. Our proposed hardware-accelerated NIDS has the lowest power consumption (0.85 W) compared to Embedded-NIDS (2.5 W) and Software-NIDS implementation (84 W). For training process, our accelerator has $4.5 \times$ and $77.4 \times$ speed-up for training compared to Software-NIDS and Embedded-NIDS. For inference process, it is mainly on matrix-vector multiplications. Our proposed method still has $92.2 \times$ and $1168 \times$ speed-up for inference compared to Software-NIDS and Embedded-NIDS implementations respectively. Furthermore, our proposed hardware-accelerated NIDS achieved around two orders of magnitude energy saving compared to other platforms in both inference and training process on benchmark ISCX-2012. In summary, our accelerator provides a low-power and low-latency performance of NIDS for the IoT network security.
Table 5.13 Performance comparison on ISCX 2012 benchmark

<table>
<thead>
<tr>
<th>Platform</th>
<th>Type</th>
<th>Format</th>
<th>Time</th>
<th>Power (W)</th>
<th>Energy (J)</th>
<th>Speed</th>
<th>E. Imp.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Software</td>
<td>Train</td>
<td>Single</td>
<td>656 s</td>
<td>84</td>
<td>55104</td>
<td>4.5 ×</td>
<td>449 ×</td>
</tr>
<tr>
<td></td>
<td>Inference</td>
<td></td>
<td>30.24 ms</td>
<td>84</td>
<td>2540.2</td>
<td>92.2 ×</td>
<td>9111 ×</td>
</tr>
<tr>
<td>Embedded</td>
<td>Train</td>
<td>Single</td>
<td>11183 s</td>
<td>2.5</td>
<td>27957.5</td>
<td>77.4 ×</td>
<td>227.6 ×</td>
</tr>
<tr>
<td></td>
<td>Inference</td>
<td></td>
<td>383 ms</td>
<td>2.5</td>
<td>957.6</td>
<td>1168 ×</td>
<td>3434.7 ×</td>
</tr>
<tr>
<td>FPGA</td>
<td>Train</td>
<td>Single + Fixed</td>
<td>144.5 s</td>
<td>0.85</td>
<td>122.8</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Inference</td>
<td></td>
<td>0.328 ms</td>
<td>0.85</td>
<td>0.30</td>
<td>–</td>
<td>–</td>
</tr>
</tbody>
</table>

5.6 Conclusion and Future Works

To address dynamic ambient change in a large-scaled space, real-time and distributed data analytics is required on gateway network, which however has limited computing resources. In this chapter, we have discussed the application of distributed machine learning techniques for indoor data analytics on smart-gateway network. More specifically, this chapter investigates three applications, which are summarized as follows.

- An indoor positioning system is introduced based on the distributed neural network. One incremental $\ell_2$-norm based solver is developed for learning collected WiFi-data at each gateway and is further fused for all gateways in the network to determine the location. Experimental results show that with 5 distributed gateways running in parallel for a 80 m$^2$ space, the proposed algorithm can achieve 50x and 38x improvement on inference and training time respectively when compared to support vector machine based data analytics with comparable positioning precision.

- An energy management system is presented based on distributed real-time data analytics. A solar energy allocation to reduce peak load of electricity power-grid is developed for smart buildings. The distributed real-time data analytics considers both occupant profile and energy profile using a fast machine learning engine running on smart-gateway network without linkage to cloud. Experiment results show that the developed distributed real-time data analytics is 14.83% more accurate than the traditional support vector machine method. Compared to the static prediction, the short-term load prediction can achieve 51.94% more energy saving with 15.20% more peak load reduction.

- A real-time network intrusion detection is proposed based an online sequential machine learning hardware accelerator. A fast and low-power IoT NIDS can be achieved on FPGA based on optimized sequential learning algorithm to adapt to new threats. Furthermore, a single hidden layer feedforward neural network based learning algorithm is developed with an incremental least-squares solver realized on hardware. Experimental results on a single FPGA achieve a bandwidth of 409.6 Gbps with 4.5× and 77.4× speed-up compared to general CPU and embedded CPU. Our FPGA accelerator provides a low-power and low-latency intrusion detection performance for the IoT network security.
Experimental results show that such a computational intelligence technique can be compactly realized on the computational-resource limited smart-gateway networks, which is desirable to build a real cyber-physical system towards future smart homes, smart buildings, smart communities and further a smart city.

References

References

Chapter 6
Conclusion and Future Works

6.1 Conclusion

The Internet of things (IoT) is to use networked objects with intelligence to improve resource efficiency. A typical IoT system can sense data from real-world, use sensed information to reason the environment and then perform the desired action. The intelligence of IoT systems comes from appropriate actions by reasoning the environmental data, which is mainly based on machine learning techniques. To have a real-time response to the dynamic ambient change, a machine learning accelerator on IoT edge devices is preferred since a centralized system suffers long latency of processing in the back end. However, IoT edge devices are resource-constrained and machine learning algorithms are computational intensive. Therefore, optimized machine learning algorithms, such as compact machine learning for less memory usage on IoT devices, is greatly needed. In this book, we explore the development of fast and compact machine learning accelerators by developing least-squares solver, tensor-solver and distributed-solver. Moreover, applications of such machine learning solver on IoT devices are also investigated. The main contribution of this book can be summarized as below.

From the fast machine learning perspective, the target is to perform fast learning on the neural network. This book proposes a least-squares-solver for a single hidden layer neural network. Furthermore, this book explores the CMOS FPGA based hardware accelerator and RRAM based hardware accelerator. To be more specific, firstly, an incremental and square-root-free Cholesky factorization algorithm is introduced with FPGA realization for training acceleration when analyzing the real-time sensed data. Experimental results have shown that our proposed accelerator on Xilinx Virtex-7 has a comparable forecasting accuracy with an average speed-up of $4.56 \times$ and $89.05 \times$, when compared to x86 CPU and ARM CPU for inference respectively. Moreover, $450.2 \times$, $261.9 \times$ and $98.92 \times$ energy saving can be achieved comparing to x86 CPU, ARM CPU and GPU respectively. Secondly, a 3D multi-layer CMOS-RRAM accelerator architecture for incremental machine learn-
ing is proposed. By utilizing an incremental least-squares solver, the whole training process can be mapped to the 3D multi-layer CMOS-RRAM accelerator with significant speed-up and energy-efficiency improvement. Experiment results using the benchmark CIFAR-10 show that the proposed accelerator has $2.05 \times$ speed-up, $12.38 \times$ energy-saving and $1.28 \times$ area-saving compared to 3D-CMOS-ASIC hardware implementation; and $14.94 \times$ speed-up, $447.17 \times$ energy-saving and around $164.38 \times$ area-saving compared to CPU software implementation. Compared to GPU implementation, our work shows $3.07 \times$ speed-up and $162.86 \times$ energy-saving.

From the compact machine learning perspective, this book investigates a tensor-solver for deep neural networks with neural network compression. A layer-wise training of tensorized neural network (TNN) has been proposed to formulate multilayer neural network such that the weight matrix can be significantly compressed during training. By reshaping the multilayer neural network weight matrix into a high dimensional tensor with a low-rank approximation, significant network compression can be achieved with maintained accuracy. A corresponding layer-wise training is developed by a modified alternating least-squares (MALS) method without backward propagation (BP). TNN can provide state-of-the-art results on various benchmarks with significant compression. For MNIST benchmark, TNN shows $64 \times$ compression rate without accuracy drop. For CIFAR-10 benchmark, TNN shows that compression of $21.57 \times$ compression rate for fully-connected layers with $2.2\%$ accuracy drop. In addition, a highly-parallel yet energy-efficient machine learning accelerator has been proposed for tensorized neural network. Simulation results using the benchmark MNIST show that the proposed accelerator has $1.283 \times$ speed-up, $4.276 \times$ energy-saving and $9.339 \times$ area-saving compared to 3D CMOS-ASIC implementation; and $6.37 \times$ speed-up and $2612 \times$ energy-saving compared to 2D CPU implementation. In addition, $14.85 \times$ model compression can be achieved by tensorization with acceptable accuracy loss.

From the large scaled IoT network perspective, this book proposes a distributed-solver on IoT devices. Furthermore, this book proposes a distributed neural network and sequential learning on the smart gateways for indoor positioning, energy management and IoT network security. For indoor positioning system, experimental results show that with multiple distributed gateways running in parallel, the proposed algorithm can achieve $50 \times$ and $38 \times$ speed-up during inference and training respectively with comparable positioning accuracy, when compared to traditional support vector machine (SVM) method. For energy management system, experiment results on real-life datasets have shown that the accuracy of the proposed energy prediction can be $14.83\%$ improvement comparing to SVM method. Moreover, the peak load from main electricity power-grid is reduced by $15.20$ with $51.94\%$ energy cost saving. For network intrusion detection of IoT systems, experimental results on a single FPGA achieve a bandwidth of 409.6 Gbps with $4.5 \times$ and $77.4 \times$ speed-up compared to general CPU and embedded CPU. Our FPGA accelerator provides a low-power and low-latency intrusion detection performance for the IoT network security.
6.2 Recommendations for Future Works

Based on above works, there are several recommended future works for this book.

The first recommended work is to explore the neural network compression of recurrent neural network (RNN). The RNN model has more redundancy and could be potentially greatly compressed. The Long Short-Term memory (LSTM) cell [2] in the RNN is shown as Fig. 6.1. This cell has 4 gates to actively select the information for the next layer. It will also memorize information in the memory cell $C_{t-1}$, where $t$ is the time step. We denote $x^t$ and $h_{t-1}^t$ as the new input and last time step $t-1$ output. The four gates and the output from the cells are shown as

\[
\begin{align*}
a^t &= \tanh(W_c x^t + U_c h_{t-1}^t) \\
i^t &= \sigma(W_i x^t + U_i h_{t-1}^t) \\
f^t &= \sigma(W_f x^t + U_f h_{t-1}^t) \\
o^t &= \sigma(W_o x^t + U_o h_{t-1}^t)
\end{align*}
\] (6.1)

where $W_c, W_f, W_i$ and $W_0$ are weight parameters for the modulation gate, forget gate, input gate and output gate respectively. $U_c, U_f, U_i$ and $U_0$ are the weights for the last time step $t-1$ output respectively. In the LSTM network, instead of the weights from one layer to the next layer, there are also weights for each gate. Therefore, we can perform the low-rank tensor-train decomposition to reduce the weight size to save the model size.

The second recommendation is to implement a tensorized neural network on chip for face detection. With the combination of the distributed neural network for face recognition, we can perform the whole face recognition process for the surveillance system. Although many algorithms have been developed for fast and robust face detection and recognition, it is still challenging to perform it in real-time applica-
tions such as video surveillance system. Therefore, it is interesting to develop a low power hardware accelerator for face recognitions at reasonable hardware cost with comparable recognition accuracy. As shown in Fig. 6.2, a tensorized neural network can effectively reduce the model size without hurting the performance and a distributed computation can utilize the computational resource on smart gateways. Kernels of conventional neural network can effectively extract features of one image to determine the face position. Then the normalized face will be input to the neural network for face recognitions. In the face recognition phase, we can perform the distributed computation on smart gateways. The common learning engine mentioned in Chap. 5 can be re-used for this purpose. We leave such application on IoT devices for future works.

For the overall picture of IoT systems, the bottleneck of massively deploying IoT devices in smart buildings comes from three limitations.

- First, the intelligence of IoT devices is not satisfying and still under development. To massively deploy IoT devices into smart homes requires low-power yet intelligent design. As such, it is important to optimize the machine learning algorithm to reduce the computation complexity as well as the memory required. Moreover, the design of IoT devices should also consider a customized architecture to accelerate the machine learning process with a low-power constraint. The hardware architecture optimized for machine learning algorithms remains an open problem to investigate.

![Fig. 6.2 Proposed commutating algorithm on ASIC for face detection and recognition](image)

Fig. 6.2 Proposed commutating algorithm on ASIC for face detection and recognition
Second, the IoT networks still require more research to design the industrial communication standard. The technology adopted for communication between IoT devices should have a standard protocol with consideration of privacy and security. The integration between each IoT device has not been fully explored and utilized.

Finally, the cost of IoT devices is still too high to be widely accepted by customers. For example, a smart power plug with Bluetooth communication costs 60 USD, which is too expensive comparing to the normal power plug [1]. The demand is created when a product provides better service than the existing product with a similar price.

The research community needs to further improve the IoT technology and collaborate with industries to develop low-cost intelligent IoT devices to improve human wellbeing.

References